CN210488284U - Independent third-party monitoring system based on dual processors - Google Patents
Independent third-party monitoring system based on dual processors Download PDFInfo
- Publication number
- CN210488284U CN210488284U CN201921875384.6U CN201921875384U CN210488284U CN 210488284 U CN210488284 U CN 210488284U CN 201921875384 U CN201921875384 U CN 201921875384U CN 210488284 U CN210488284 U CN 210488284U
- Authority
- CN
- China
- Prior art keywords
- monitoring
- processor
- circuit
- port
- power supply
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn - After Issue
Links
- 238000012544 monitoring process Methods 0.000 title claims abstract description 123
- 230000009977 dual effect Effects 0.000 title claims abstract description 15
- 230000006854 communication Effects 0.000 claims abstract description 112
- 238000004891 communication Methods 0.000 claims abstract description 111
- 238000012545 processing Methods 0.000 claims abstract description 66
- 238000002955 isolation Methods 0.000 claims description 12
- 230000002093 peripheral effect Effects 0.000 claims description 9
- RZVHIXYEVGDQDX-UHFFFAOYSA-N 9,10-anthraquinone Chemical compound C1=CC=C2C(=O)C3=CC=CC=C3C(=O)C2=C1 RZVHIXYEVGDQDX-UHFFFAOYSA-N 0.000 claims description 8
- 238000005516 engineering process Methods 0.000 abstract description 3
- 230000007547 defect Effects 0.000 abstract description 2
- 238000007726 management method Methods 0.000 description 14
- 230000002159 abnormal effect Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 230000036541 health Effects 0.000 description 2
- 238000005259 measurement Methods 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 235000015842 Hesperis Nutrition 0.000 description 1
- 235000012633 Iberis amara Nutrition 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000001771 impaired effect Effects 0.000 description 1
- 238000007689 inspection Methods 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 230000000638 stimulation Effects 0.000 description 1
- 230000009897 systematic effect Effects 0.000 description 1
Images
Landscapes
- Hardware Redundancy (AREA)
Abstract
本实用新型公开一种基于双处理器的独立第三方监测系统，由第一电源轨、功能处理电路、功能电路、第二电源轨、监测处理电路、以及监测电路组成。本实用新型对商业火箭配电及点火时序关键状态采用基于双处理器的系统级BIT，从而避免基于单处理器的器件级BIT的实时性受损及边缘故障无法检测的固有缺陷。此外，通过精准划分高低性能处理器功能、合理设置商业火箭配电及点火时序关键状态监测与校准点，并采用多通道、自校准通信技术，对双处理器工作状态进行协调，可以使得基于双处理器的商业火箭配电及点火时序关键状态独立第三方监测系统具有抗干扰能力强、工作可靠性高等特点，保证了商业火箭自检和飞行遥测数据的准确性。
The utility model discloses an independent third-party monitoring system based on dual processors, which is composed of a first power rail, a function processing circuit, a function circuit, a second power rail, a monitoring processing circuit and a monitoring circuit. The utility model adopts a dual-processor-based system-level BIT for the key states of commercial rocket power distribution and ignition sequence, thereby avoiding the real-time damage of the single-processor-based device-level BIT and the inherent defects of undetectable edge faults. In addition, by accurately dividing the functions of high- and low-performance processors, rationally setting key state monitoring and calibration points for commercial rocket power distribution and ignition timing, and using multi-channel, self-calibration communication technology to coordinate the working states of dual processors, the dual The processor's commercial rocket power distribution and ignition sequence key state independent third-party monitoring system has the characteristics of strong anti-interference ability and high working reliability, which ensures the accuracy of commercial rocket self-check and flight telemetry data.
Description
Technical Field
The utility model relates to a commercial rocket state monitoring technology field, concretely relates to independent third party monitoring system based on dual processor.
Background
The state monitoring of the power distribution and ignition time sequence of the commercial rocket directly relates to the launching reliability and safety of the rocket. Currently, the detection of the state monitoring of the power distribution and ignition timing of commercial rockets is generally implemented by using single-processor-based device-level BIT (Prognostics and Health Management). However, the functional tasks of the single-processor-based device level BIT and the BIT tasks are implemented by using the same processor, which not only occupies precious processor resources and affects the real-time response of the system, but also fails to detect the system edge failure of the processor, and even causes a systematic shutdown when the processor is abnormal.
SUMMERY OF THE UTILITY MODEL
The utility model aims to solve is that the distribution of current commercial rocket and the state monitoring of ignition chronogenesis adopt can influence the system response real-time based on single treater's device level BIT, and can appear the problem that the system nature shut down even when the treater is unusual, provides an independent third party monitoring system based on dual processor.
In order to solve the above problems, the utility model discloses a realize through following technical scheme:
an independent third-party monitoring system based on dual processors is composed of a first power supply rail, a function processing circuit, a function circuit, a second power supply rail, a monitoring processing circuit and a monitoring circuit. The first power rail supplies power to the functional processing circuit and the functional circuit; the function processing circuit is communicated with the flight control computer through a first external communication bus, a second external communication bus and a third external communication bus, receives a control command and reports working state data to the flight control computer; the functional circuit realizes the power distribution and related ignition time sequence control of the commercial rocket under the control of the functional processing circuit, and feeds back corresponding power distribution and ignition control results to the functional processing circuit. The second power rail supplies power to the monitoring processing circuit and the monitoring circuit; the monitoring processing circuit is communicated with the telemetering center through a fourth external communication bus and a fifth external communication bus, and is used for receiving telemetering commands and reporting monitoring data to the telemetering center; the monitoring circuit utilizes the first state acquisition bus to acquire the core working state of the functional processing circuit under the control of the monitoring processing circuit, utilizes the second state acquisition bus to acquire the core working state of the functional circuit, and feeds back a corresponding acquisition result to the monitoring processing circuit. The function processing circuit is internally provided with a function processor, the monitoring processing circuit is internally provided with a monitoring processor, and the function processor and the monitoring processor are mutually calibrated through a first internal communication bus and a second internal communication bus.
In the above solution, the function processing circuit includes a function processor, a first isolated communication interface circuit, a second isolated communication interface circuit, a third isolated communication interface circuit, a first power BIT, and a first power management circuit; a first communication port of the function processor is connected with a first external communication bus through a first isolation communication interface circuit; the second communication port of the function processor is connected with a second external communication bus through a second isolation communication interface circuit; a third communication port of the function processor is connected with a third external communication bus through a third isolated communication interface circuit; the BIT control port and the BIT acquisition port of the functional processor are connected with a first power supply rail through a first power supply BIT; the nuclear power supply port, the auxiliary power supply port, the first peripheral power supply port, the second peripheral power supply port and the third peripheral power supply port of the functional processor are connected with a first power supply rail through a first power supply management circuit; the first power supply BIT is connected with the first power supply management circuit; the power distribution control port, the power distribution acquisition port, the ignition control port and the ignition acquisition port of the functional processor are connected with the functional circuit; the fourth communication port of the function processor is connected with the monitoring processor of the monitoring processing circuit through a first internal communication bus; and a fifth communication port of the function processor is connected with the monitoring processor of the monitoring processing circuit through a second internal communication bus.
In the above scheme, the monitoring processing circuit includes a monitoring processor, a fourth isolated communication interface circuit, a fifth isolated communication interface circuit, a second power BIT, and a second power management circuit; a fourth communication port of the monitoring processor is connected with a fourth external communication bus through a fourth isolation communication interface circuit; a fifth communication port of the monitoring processor is connected with a fifth external communication bus through a fifth isolated communication interface circuit; the BIT control port and the BIT acquisition port of the monitoring processor are connected with a second power supply rail through a second power supply BIT; the nuclear power supply port and the auxiliary power supply port of the monitoring processor are connected with a second power supply rail through a second power supply management circuit; the second power supply BIT is connected with the second power supply management circuit; the SPI port of the monitoring processor is connected with the monitoring circuit; a first communication port of the monitoring processor is connected with a function processor of the function processing circuit through a first internal communication bus; the second communication port of the monitoring processor is connected with the function processor of the function processing circuit through a second internal communication bus.
In the above scheme, the function processing circuit and the function circuit form an independent function module, and the monitoring processing circuit and the monitoring circuit form an independent monitoring module.
Compared with the prior art, the utility model provides an independent third party monitoring system based on dual processor adopts system level BIT based on dual processor to commercial rocket distribution and ignition chronogenesis key state to avoid the impaired and the unable inherent defect that detects of marginal fault of real-time based on the device level BIT of single processor. In addition, by accurately dividing functions of the high-low performance processor, reasonably setting key state monitoring and calibration points of the power distribution and ignition time sequence of the commercial rocket and coordinating the working states of the dual processors by adopting a multi-channel and self-calibration communication technology, the independent third-party monitoring system for the key state of the power distribution and ignition time sequence of the commercial rocket based on the dual processors has the characteristics of strong anti-interference capability, high working reliability and the like, and the accuracy of the self-checking and flight remote measurement data of the commercial rocket is ensured.
Drawings
FIG. 1 is a schematic diagram of a dual processor based independent third party monitoring system.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the present invention will be further described in detail with reference to the following specific examples.
Referring to fig. 1, an independent third party monitoring system based on dual processors is composed of a first power rail, a function processing circuit, a function circuit, a second power rail, a monitoring processing circuit, and a monitoring circuit.
The first power rail supplies power to the functional processing circuit and the functional circuit. The function processing circuit is communicated with the flight control computer through a first external communication bus, a second external communication bus and a third external communication bus, and receives a control command and reports working state data to the flight control computer. The functional circuit realizes the power distribution and related ignition time sequence control of the commercial rocket under the control of the functional processing circuit, and feeds back corresponding power distribution and ignition control results to the functional processing circuit.
The function processing circuit comprises a function processor, a first isolation communication interface circuit, a second isolation communication interface circuit, a third isolation communication interface circuit, a first power supply BIT and a first power supply management circuit. The first communication port of the function processor is connected to the first external communication bus through the first isolated communication interface circuit. The second communication port of the function processor is connected to the second external communication bus through a second isolated communication interface circuit. And a third communication port of the function processor is connected with a third external communication bus through a third isolated communication interface circuit. The BIT control port and the BIT acquisition port of the functional processor are connected with the first power supply rail through the first power supply BIT. The nuclear power supply port, the auxiliary power supply port, the first peripheral power supply port, the second peripheral power supply port and the third peripheral power supply port of the function processor are connected with the first power supply rail through the first power supply management circuit. The first power supply BIT is connected with the first power supply management circuit. And the power distribution control port, the power distribution acquisition port, the ignition control port and the ignition acquisition port of the functional processor are connected with the functional circuit. And the fourth communication port of the function processor is connected with the monitoring processor of the monitoring processing circuit through the first internal communication bus. And a fifth communication port of the function processor is connected with the monitoring processor of the monitoring processing circuit through a second internal communication bus.
The second power rail supplies power to the monitoring processing circuit and the monitoring circuit. The monitoring processing circuit is communicated with the telemetering center through a fourth external communication bus and a fifth external communication bus, and is used for receiving telemetering commands and reporting monitoring data to the telemetering center. The monitoring circuit utilizes the first state acquisition bus to acquire the core working state of the functional processing circuit under the control of the monitoring processing circuit, utilizes the second state acquisition bus to acquire the core working state of the functional circuit, and feeds back a corresponding acquisition result to the monitoring processing circuit. The first power rail is directly connected to the functional circuit.
The monitoring processing circuit comprises a monitoring processor, a fourth isolation communication interface circuit, a fifth isolation communication interface circuit, a second power supply BIT and a second power supply management circuit. And a fourth communication port of the monitoring processor is connected with a fourth external communication bus through a fourth isolation communication interface circuit. And a fifth communication port of the monitoring processor is connected with a fifth external communication bus through a fifth isolated communication interface circuit. And the BIT control port and the BIT acquisition port of the monitoring processor are connected with a second power supply rail through a second power supply BIT. The nuclear power port and the auxiliary power port of the monitoring processor are connected to a second power rail through a second power management circuit. The second power supply BIT is connected with the second power supply management circuit. And the SPI port of the monitoring processor is connected with the monitoring circuit. The first communication port of the monitoring processor is connected with the function processor of the function processing circuit through a first internal communication bus. The second communication port of the monitoring processor is connected with the function processor of the function processing circuit through a second internal communication bus.
The first power rail is directly connected to the functional circuit and the second power rail is directly connected to the monitoring circuit. The function processor and the monitoring processor realize mutual calibration of the function processing circuit and the monitoring processing circuit through the first internal communication bus and the second internal communication bus. The monitoring circuit is connected with the function processor of the function processing circuit through a first state acquisition bus, and the monitoring circuit is connected with the function circuit through a second state acquisition bus. The function processing circuit and the function circuit form an independent function module, and the function module is used for meeting the flight task of the commercial rocket. The monitoring processing circuit and the monitoring circuit form an independent monitoring module, and the monitoring module has the function of meeting the requirements of commercial rocket self-inspection and flight remote measurement. The functional module and the monitoring module are assembled in a shell together to form an independent third-party monitoring system.
The remote measuring center sends down the power distribution control information of the functional circuit through the flight control computer according to the reported data of the monitoring circuit, and completes the power distribution operation; and the remote measuring center and the flight control computer respectively issue ignition control information of the functional circuit according to the monitoring data reported by the functional processor and the monitoring processor to complete the ignition operation. The monitoring processor communicates with the function processor through the first internal communication bus and the second internal communication bus, so that the communication process does not influence the work of the function circuit. The function processor and the monitoring processor are both provided with a device level BIT according to the processor capacity and a BIT self-checking function. And the function processor and the monitoring processor realize mutual calibration of system-level BIT by utilizing an advanced health state management algorithm through the first internal communication bus and the second internal communication bus according to the BIT self-calibration result. The function processor and the monitoring processor are provided with functions of power failure key data storage and breakpoint recovery after abnormal reset. After system level failure of any device level BIT subsystem occurs, the system level BIT can be subjected to awakening, stimulation resetting and other means from the system level BIT level, and when the reliability design means of the device level BIT subsystem fails, the system reliability design means is additionally added, so that the reliability of power distribution and ignition time sequence data monitoring of the commercial rocket is fundamentally improved.
It should be noted that, although the above-mentioned embodiments of the present invention are illustrative, the present invention is not limited thereto, and therefore, the present invention is not limited to the above-mentioned embodiments. Other embodiments, which can be made by those skilled in the art in light of the teachings of the present invention, are considered to be within the scope of the present invention without departing from the principles thereof.
Claims (4)
1. The independent third-party monitoring system based on the dual processors is characterized by consisting of a first power supply rail, a function processing circuit, a function circuit, a second power supply rail, a monitoring processing circuit and a monitoring circuit;
the first power rail supplies power to the functional processing circuit and the functional circuit;
the function processing circuit is communicated with the flight control computer through a first external communication bus, a second external communication bus and a third external communication bus, receives a control command and reports working state data to the flight control computer;
the functional circuit realizes the power distribution and related ignition time sequence control of the commercial rocket under the control of the functional processing circuit, and feeds back corresponding power distribution and ignition control results to the functional processing circuit;
the second power rail supplies power to the monitoring processing circuit and the monitoring circuit;
the monitoring processing circuit is communicated with the telemetering center through a fourth external communication bus and a fifth external communication bus, and is used for receiving telemetering commands and reporting monitoring data to the telemetering center;
the monitoring circuit acquires the core working state of the functional processing circuit by using the first state acquisition bus under the control of the monitoring processing circuit, acquires the core working state of the functional circuit by using the second state acquisition bus, and feeds back a corresponding acquisition result to the monitoring processing circuit;
the function processing circuit is internally provided with a function processor, the monitoring processing circuit is internally provided with a monitoring processor, and the function processor and the monitoring processor are mutually calibrated through a first internal communication bus and a second internal communication bus.
2. The dual-processor based independent third party monitoring system of claim 1, wherein the functional processing circuitry comprises a functional processor, a first isolated communication interface circuit, a second isolated communication interface circuit, a third isolated communication interface circuit, a first power BIT, and a first power management circuit; a first communication port of the function processor is connected with a first external communication bus through a first isolation communication interface circuit; the second communication port of the function processor is connected with a second external communication bus through a second isolation communication interface circuit; a third communication port of the function processor is connected with a third external communication bus through a third isolated communication interface circuit; the BIT control port and the BIT acquisition port of the functional processor are connected with a first power supply rail through a first power supply BIT; the nuclear power supply port, the auxiliary power supply port, the first peripheral power supply port, the second peripheral power supply port and the third peripheral power supply port of the functional processor are connected with a first power supply rail through a first power supply management circuit; the first power supply BIT is connected with the first power supply management circuit; the power distribution control port, the power distribution acquisition port, the ignition control port and the ignition acquisition port of the functional processor are connected with the functional circuit; the fourth communication port of the function processor is connected with the monitoring processor of the monitoring processing circuit through a first internal communication bus; and a fifth communication port of the function processor is connected with the monitoring processor of the monitoring processing circuit through a second internal communication bus.
3. The dual-processor based independent third party monitoring system of claim 1, wherein the monitoring processing circuitry comprises a monitoring processor, a fourth isolated communication interface circuit, a fifth isolated communication interface circuit, a second power BIT, and a second power management circuit; a fourth communication port of the monitoring processor is connected with a fourth external communication bus through a fourth isolation communication interface circuit; a fifth communication port of the monitoring processor is connected with a fifth external communication bus through a fifth isolated communication interface circuit; the BIT control port and the BIT acquisition port of the monitoring processor are connected with a second power supply rail through a second power supply BIT; the nuclear power supply port and the auxiliary power supply port of the monitoring processor are connected with a second power supply rail through a second power supply management circuit; the second power supply BIT is connected with the second power supply management circuit; the SPI port of the monitoring processor is connected with the monitoring circuit; a first communication port of the monitoring processor is connected with a function processor of the function processing circuit through a first internal communication bus; the second communication port of the monitoring processor is connected with the function processor of the function processing circuit through a second internal communication bus.
4. The dual-processor based independent third party monitoring system of claim 1, wherein the functional processing circuitry and the functional circuitry form independent functional modules and the monitoring processing circuitry and the monitoring circuitry form independent monitoring modules.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201921875384.6U CN210488284U (en) | 2019-11-01 | 2019-11-01 | Independent third-party monitoring system based on dual processors |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201921875384.6U CN210488284U (en) | 2019-11-01 | 2019-11-01 | Independent third-party monitoring system based on dual processors |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN210488284U true CN210488284U (en) | 2020-05-08 |
Family
ID=70511105
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201921875384.6U Withdrawn - After Issue CN210488284U (en) | 2019-11-01 | 2019-11-01 | Independent third-party monitoring system based on dual processors |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN210488284U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110618647A (en) * | 2019-11-01 | 2019-12-27 | 桂林航天电子有限公司 | Independent third-party monitoring system based on dual processors |
-
2019
- 2019-11-01 CN CN201921875384.6U patent/CN210488284U/en not_active Withdrawn - After Issue
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110618647A (en) * | 2019-11-01 | 2019-12-27 | 桂林航天电子有限公司 | Independent third-party monitoring system based on dual processors |
| CN110618647B (en) * | 2019-11-01 | 2024-12-24 | 桂林航天电子有限公司 | Independent third-party monitoring system based on dual processors |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107347018B (en) | Three-redundancy 1553B bus dynamic switching method | |
| CN111352338B (en) | Dual-redundancy flight control computer and redundancy management method | |
| CN102053882B (en) | Heterogeneous satellite-borne fault-tolerant computer based on COTS (Commercial Off The Shelf) device | |
| WO2016090908A1 (en) | Memory simulation testing board system and testing method for embedded application of intelligent electric meter | |
| CN102636744B (en) | Device and method for detecting relationship between single event effects and time sequence characteristics of FPGA (Field Programmable Gate Array) | |
| CN102331786A (en) | A dual computer cold backup system for attitude and orbit control | |
| CN103984630A (en) | Single event upset fault processing method based on AT697 processor | |
| CN101126795A (en) | Battery performance test system | |
| CN108248417A (en) | A kind of charging pile control device of dual processor | |
| CN106249840A (en) | Power saving non-volatile microprocessor | |
| CN105138495A (en) | ARINC659 bus controller with embedded microcontroller | |
| CN105760241A (en) | Exporting method and system for memory data | |
| CN210488284U (en) | Independent third-party monitoring system based on dual processors | |
| CN104216846A (en) | Pico-satellite computer system based on quad-core microprocessor of android mobile phone | |
| CN111708623B (en) | Star affair management and star map processing integrated platform | |
| CN203617395U (en) | PEMFC (proton exchange membrane fuel cell) two-unit standby controller | |
| US10467889B2 (en) | Alarm handling circuitry and method of handling an alarm | |
| WO2021238276A1 (en) | Electric leakage detection method and apparatus for cpld | |
| CN110879549B (en) | Redundancy measurement architecture based on cross-comparison method and redundancy management method | |
| CN110618647B (en) | Independent third-party monitoring system based on dual processors | |
| CN113296442A (en) | Power supply control device, power supply control method and system | |
| CN104183272A (en) | Self-inspection and burning device and method of stamp hole packaging core board | |
| CN107807902A (en) | A kind of FPGA dynamic restructuring controllers of anti-single particle effect | |
| CN101377676A (en) | Double-machine backup apparatus and backup method of remote measuring and controlling system of water borne navigation aid facility | |
| CN107907887A (en) | A kind of satellite communication positioner of autonomous working |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| AV01 | Patent right actively abandoned | ||
| AV01 | Patent right actively abandoned | ||
| AV01 | Patent right actively abandoned |
Granted publication date: 20200508 Effective date of abandoning: 20241224 |
|
| AV01 | Patent right actively abandoned |
Granted publication date: 20200508 Effective date of abandoning: 20241224 |