CN210111949U - Adaptive down converter for gain and common mode rejection - Google Patents
Adaptive down converter for gain and common mode rejection Download PDFInfo
- Publication number
- CN210111949U CN210111949U CN201920792554.8U CN201920792554U CN210111949U CN 210111949 U CN210111949 U CN 210111949U CN 201920792554 U CN201920792554 U CN 201920792554U CN 210111949 U CN210111949 U CN 210111949U
- Authority
- CN
- China
- Prior art keywords
- output
- resistor
- signal
- common
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Amplifiers (AREA)
Abstract
The utility model discloses a gain and common mode rejection self-adaptation down converter, including output processing module, output processing module includes the wave filter, output processing module still includes self-adaptation amplifier circuit, and self-adaptation amplifier circuit signal input termination filter output end, self-adaptation amplifier circuit signal output termination analog-to-digital converter input, self-adaptation amplifier circuit still connect reference intensity voltage input and reference common mode voltage input; the self-adaptive amplifying circuit compares the output signal with a reference intensity voltage and a reference common-mode voltage respectively, and generates a gain adjusting signal and a common-mode adjusting signal respectively and feeds back the gain adjusting signal and the common-mode adjusting signal so as to adjust the intensity of the output signal and the common-mode voltage. The utility model discloses can adjust the gain of amplification according to signal strength during the application to make output signal intensity keep relatively stable, and can adjust output signal's common mode voltage according to external connection's analog to digital converter's reference common mode voltage, reduce the error with outside analog to digital converter reference common mode voltage.
Description
Technical Field
The utility model relates to a down conversion technology field specifically is a down converter of gain and common mode rejection self-adaptation.
Background
The wireless communication is realized by a transceiver, the transceiver mixes a message signal with a local oscillator signal, an up-conversion is carried out to generate a radio frequency signal, the radio frequency signal is transmitted by a transmitting antenna, a receiving antenna receives the radio frequency signal and transmits the radio frequency signal to the transceiver, the radio frequency signal and the local oscillator signal are mixed, the down-conversion is carried out to obtain a medium-low frequency signal, and finally, the medium-low frequency signal is subjected to analog-to-digital conversion and demodulation processing, so that the message signal is received.
The down-conversion processing device for the received radio frequency signal in the receiver is a down-converter, and generally comprises an input processing module, a mixing module and an output processing module. The input processing module amplifies and filters the radio frequency signals, the frequency mixing module mixes the radio frequency signals with the local oscillator signals to generate medium and low frequency signals, and the output processing module filters and amplifies the medium and low frequency signals and then sends the amplified signals to an external analog-to-digital converter for analog-to-digital conversion. Due to the uncertainty of the position of the receiver from the transmitter or the signal interference, the strength of the signal received by the receiver is uncertain, and the variation range is large. If the gain of the down converter is set to be large, the external analog-to-digital converter may be saturated, and the signal cannot be demodulated correctly; if the gain setting is too small, although the signal will not saturate, the quantization noise increases, the signal-to-noise ratio is too small to meet the demodulation requirements of the baseband, and the performance will deteriorate.
In addition, the analog-to-digital converter has high requirements on the common-mode voltage of the input signal thereof, and should be matched with the reference common-mode voltage thereof as much as possible. The down converter generally outputs differential signals, common-mode voltage signal interference exists, and a large error exists between the common-mode voltage signal of the output signal and a reference common-mode voltage signal of the analog-digital converter, so that the operation of the analog-digital converter is easily affected, and further, the operation of a receiver is affected.
SUMMERY OF THE UTILITY MODEL
An object of the utility model is to solve the above-mentioned problem of prior art, provide a gain and common mode rejection self-adaptation's down converter, can adjust the gain of amplification according to signal strength when it applies, so that output signal intensity keeps relatively stable, and can adjust output signal's common mode voltage according to external connection's analog to digital converter's reference common mode voltage, reduce the error with outside analog to digital converter reference common mode voltage, improve the adaptation degree with analog to digital converter, and application scope is big.
The purpose of the utility model is mainly realized through the following technical scheme:
a kind of gain and common mode restrain the adaptive down converter, including power module and output processing module, the output processing module includes the electric-wave filter, the said output processing module also includes the adaptive amplification circuit, the adaptive amplification circuit signal input end connects the output end of the electric-wave filter, the adaptive amplification circuit signal output end connects the input end of the analog-to-digital converter, the adaptive amplification circuit also connects the voltage input of reference intensity and reference common mode voltage input, the voltage of reference intensity comes from the power module, the voltage of reference common mode comes from the analog-to-digital converter; the self-adaptive amplifying circuit compares the output signal with a reference intensity voltage and a reference common-mode voltage respectively, and generates a gain adjusting signal and a common-mode adjusting signal respectively and feeds back the gain adjusting signal and the common-mode adjusting signal so as to adjust the intensity of the output signal and the common-mode voltage.
Preferably, the adaptive amplification circuit comprises an amplification circuit, a gain control circuit and a common mode control circuit, the input end of the amplification circuit is connected with the output end of the filter, the output end of the amplification circuit is connected with the input end of the external analog-to-digital converter, the input end of the gain control circuit and the input end of the common mode control circuit, the gain control circuit is further connected with a reference intensity voltage input, the common mode control circuit is further connected with a reference common mode voltage input, the output end of the gain control circuit is connected with the gain control end of the amplification circuit, and the output end of the common mode control circuit.
Preferably, the amplifying circuit comprises an amplifier U4 and a triple power dividing circuit, and the triple power dividing circuit divides a signal output by the amplifier U4 into three ends and outputs the three ends, which are respectively sent to the input end of the analog-to-digital converter, the input end of the gain control circuit and the input end of the common mode control circuit.
Preferably, the gain control circuit comprises a wave detector U1, a comparison amplifier U2, resistors R1 to R7, a potentiometer R8 and capacitors C1 to C4; the pin 6 of the detector U1 is connected with a capacitor C1 and then connected with a second output end of the amplifying circuit, the pin 3 of the detector U1 is connected with one end of a resistor R1 and then connected with one end of a resistor R2, the other end of a resistor R1 is grounded, the other end of a resistor R2 is connected with one end of a capacitor C2, one end of a capacitor C3 and one end of a resistor R3 are connected with a negative input pin of a comparison amplifier U2, the other end of a capacitor C2 is grounded, the other end of the capacitor C3 and the other end of a resistor R3 are connected with one end of a rear capacitor C3, a positive input pin of the comparison amplifier U3 is connected with one end of a resistor R3 and then connected with one end of a resistor R3, the other end of the resistor R3 is grounded, the other end of the resistor R3 is connected with a middle sliding head of a potentiometer R3, one end of the potentiometer R3 is connected with a reference intensity voltage, the other end of the potentiometer R3 is.
Preferably, the common mode control circuit comprises an amplifier U3, resistors R16-R19, a capacitor C6; the positive input pin of the amplifier U3 is connected with the third output end of the amplifying circuit after being connected with the resistor R16, one end of the negative input pin of the amplifier U3 is connected with one end of the capacitor C6 after being connected with one end of the resistor R17, the other end of the resistor R17 is connected with one end of the resistor R18 after being connected with the reference common mode voltage, the other end of the resistor R18 is grounded, the output pin of the amplifier U3 is connected with the other end of the capacitor C6 after being connected with one end of the resistor R19, and the other.
To sum up, the utility model discloses following beneficial effect has:
1. the three-power-dividing circuit is adopted to divide the output signal of the amplifier U4 into three ends for output, the output power of each end can be set, the signal power output to a subsequent analog-to-digital converter is ensured to be larger, and the output processing module can be ensured to work stably. By providing a reference intensity voltage for comparison with the output signal, the gain of the amplifying circuit is feedback adjusted, so that the intensity of the output signal can be kept relatively stable.
2. The reference common-mode voltage of the externally connected analog-to-digital converter is introduced into the down converter output processing module, and compared with the common-mode voltage of the output signal of the amplifying circuit, the common-mode voltage of the output signal of the amplifying circuit is fed back and adjusted, the error between the common-mode voltage of the output signal of the output processing module and the reference common-mode voltage of the external analog-to-digital converter is reduced, the adaptability of the analog-to-digital converter is improved, different analog-to-digital converters can be adaptively connected, and the application range.
Drawings
The accompanying drawings, which are included to provide a further understanding of the embodiments of the invention and are incorporated in and constitute a part of this application, illustrate embodiment(s) of the invention and together with the description serve to explain the principles of the invention. In the drawings:
fig. 1 is a circuit diagram of an adaptive amplification circuit according to an embodiment of the present invention.
Fig. 2 is a circuit diagram of a gain control circuit according to an embodiment of the present invention.
Detailed Description
In the following description, numerous implementation details are set forth in order to provide a more thorough understanding of the present invention. It should be understood, however, that these implementation details should not be used to limit the invention. That is, in some embodiments of the invention, details of these implementations are not necessary. In addition, some conventional structures and components are shown in simplified schematic form in the drawings.
It should be noted that unless expressly stated or limited otherwise, the terms "disposed," "mounted," "connected," and "connected" are to be construed broadly and may include, for example, fixed connections, removable connections, or integral connections; can be mechanically or electrically connected; they may be connected directly or indirectly through intervening media, or they may be interconnected between two elements. The specific meaning of the above terms in the present invention can be understood in specific cases to those skilled in the art.
Example (b):
a self-adaptive down converter for gain and common mode rejection comprises an input processing module, a frequency mixing module, an output processing module and a power supply module, wherein the power supply module is respectively connected with the input processing module, the frequency mixing module and the output processing module and provides a working power supply for the input processing module, the frequency mixing module and the output processing module. The input end of the input processing module is connected with a radio frequency signal, the output end of the input processing module is connected with the input end of the frequency mixing module, the output end of the frequency mixing module is connected with the input end of the output processing module, and the output end of the output processing module is connected with an external analog-to-digital converter. The input processing module amplifies and filters received radio frequency signals, and the frequency mixing module mixes the radio frequency signals with local oscillation signals to generate middle and low frequency signals. The input processing module is implemented by a conventional filtering and amplifying circuit, the input processing module, the frequency mixing module and the power supply module are implemented by the prior art, optionally, the frequency mixing module is a mixer with a model number of ADL5356, the input processing module is a filter amplifier with a model number of NF3628, and the power supply module is a model number of ZXD 030S 480.
The output processing module filters and amplifies the middle and low frequency signals and then sends the amplified signals to an external analog-to-digital converter for analog-to-digital conversion so as to facilitate subsequent processing. The output processing module comprises a filter, the input end of the filter is connected with the output end of the frequency mixing module, the filtering processing is carried out on the medium and low frequency signals output by the frequency mixing module, the frequency mixing module is differential output, the filter is double-end input and double-end output, and the type of the filter can be EPCOS B5206. The output processing module also comprises a self-adaptive amplifying circuit, the signal input end of the self-adaptive amplifying circuit is connected with the output end of the filter, the signal output end of the self-adaptive amplifying circuit is connected with the input end of the analog-to-digital converter, the self-adaptive amplifying circuit is also connected with a reference intensity voltage input and a reference common-mode voltage input, the reference intensity voltage is from the power supply module, and the reference common-mode voltage is from the external analog-to-digital converter; the self-adaptive amplifying circuit compares the output signal with a reference intensity voltage and a reference common-mode voltage respectively, and generates a gain adjusting signal and a common-mode adjusting signal respectively and feeds back the gain adjusting signal and the common-mode adjusting signal so as to adjust the intensity of the output signal and the common-mode voltage.
As shown in fig. 1, the adaptive amplifying circuit includes an amplifying circuit, a gain control circuit and a common mode control circuit, wherein an input terminal of the amplifying circuit is connected to an output terminal of the filter, and an output terminal of the amplifying circuit is connected to an input terminal of the external analog-to-digital converter, an input terminal of the gain control circuit and an input terminal of the common mode control circuit. Specifically, the amplifying circuit comprises an amplifier U4, a U4 AD8376, resistors R8 to R10, capacitors C7 and C8, an inductor L1, and a triple power divider circuit, wherein the triple power divider circuit comprises resistors R11 to R15. The pin 3 of the amplifier U4 is connected with the back of the common mode control end and then connected with one end of a resistor R8, the other end of the resistor R8 is connected with one output end of a filter, the pin 4 of the amplifier U4 is connected with one end of a resistor R9 and then connected with one end of a resistor R10, the other end of the resistor R9 is grounded, the other end of the resistor R10 is connected with the other output end of the filter, the pin 5 of the amplifier U4 is a gain control end, the pin 10 of the amplifier U4 is connected with one end of a capacitor C8 and one end of an inductor L1 after being connected with the pin, the other end of the inductor L1 is grounded, the other end of the capacitor C8 is connected with one end of a resistor R11, one end of a resistor R12 and one end of a resistor R13, the other end of the resistor R11 is connected with one end of a resistor R14 and then used as a.
The gain control circuit is connected with a reference intensity voltage input, the output end of the gain control circuit is connected with the gain control end of the amplification circuit, and concretely, as shown in fig. 2, the gain control circuit comprises a wave detector U1, a U1 type LTC5507, a comparison amplifier U2, a U2 type OP-07, resistors R1 to R7, a potentiometer R8 and capacitors C1 to C4; the pin 6 of the detector U1 is connected with a capacitor C1 and then connected with a second output end of the amplifying circuit, the pin 3 of the detector U1 is connected with one end of a resistor R1 and then connected with one end of a resistor R2, the other end of a resistor R1 is grounded, the other end of a resistor R2 is connected with one end of a capacitor C2, one end of a capacitor C3 and one end of a resistor R3 are connected with a negative input pin of a comparison amplifier U2, the other end of a capacitor C2 is grounded, the other end of the capacitor C3 and the other end of a resistor R3 are connected with one end of a rear capacitor C3, a positive input pin of the comparison amplifier U3 is connected with one end of a resistor R3 and then connected with one end of a resistor R3, the other end of the resistor R3 is grounded, the other end of the resistor R3 is connected with a middle sliding head of a potentiometer R3, one end of the potentiometer R3 is connected with a reference intensity voltage, the other end of the potentiometer R3 is.
The common mode control circuit is connected with a reference common mode voltage input, and the output end of the common mode control circuit is connected with the common mode control end of the amplifying circuit. Specifically, as shown in fig. 1, the common mode control circuit includes a comparison amplifier U3, a U3 model ISL28113, resistors R16 to R19, and a capacitor C6; the positive input pin of the amplifier U3 is connected with the third output end of the amplifying circuit after being connected with the resistor R16, one end of the negative input pin of the amplifier U3 is connected with one end of the capacitor C6 after being connected with one end of the resistor R17, the other end of the resistor R17 is connected with one end of the resistor R18 and then connected with a reference common mode voltage, the reference common mode voltage is from an external analog-to-digital converter, the other end of the resistor R18 is grounded, the output pin of the amplifier U3 is connected with the other end of the capacitor C6 and then connected with one end of the resistor.
The circuit working flow is as follows: the amplifier circuit amplifier U4 receives filter signals through resistors R8 and R10, and adjusts the output of the amplifier U4 according to feedback signals received by a gain control end and a common mode control end, the signals output by the amplifier U4 are sent to a three-power divider formed by resistors R11 to R15 through a filter network formed by capacitors C7 and C8 and an inductor L1, the signals are respectively sent to a first output end of the amplifier circuit, a second output end of the amplifier circuit and a third output end of the amplifier circuit through the resistor R11, the resistor R12 and the resistor R13, the first output end of the amplifier circuit is connected with an external analog-to-digital converter, the second output end of the amplifier circuit is connected with the gain control circuit, and the third output end of the amplifier circuit is connected with the common mode control circuit. By arranging the resistors R11-R15, the output power of each end can be set, and the signal power output to an external analog-to-digital converter is ensured to be larger.
The detector U1 receives a signal at a second output end of the amplifying circuit, outputs a voltage signal corresponding to the signal intensity at the second output end of the amplifying circuit, and sends the voltage signal to a negative input pin of the comparison amplifier U2 through a resistor R2, a capacitor C2 and a resistor R2 play a role in filtering, a positive input pin of the comparison amplifier U2 is connected with a reference intensity signal through a resistor R5 and a potentiometer R7, the reference intensity signal is provided by the power supply module, and the reference intensity signal can be adjusted by adjusting the resistance value of the potentiometer R7. The U2 compares the voltage signal with the reference intensity signal to generate an intensity differential signal, which is fed back to the gain control end of the amplifying circuit through the resistor R6.
The positive input pin of the amplifier U3 is connected with a signal of the third output end of the amplifying circuit, the negative input pin of the amplifier U3 is connected with a reference common-mode voltage of the external analog-to-digital converter, the amplifier U3 compares the reference common-mode voltage with the common-mode voltage of the signal of the third output end of the amplifying circuit, and outputs a common-mode differential voltage signal which is fed back to the common-mode control end of the amplifying circuit through the resistor R19.
The utility model discloses a circuit is divided to three merits divides amplifier U4 output signal to divide the three-terminal output, can set up each end output, guarantees to export to follow-up adc's signal power great to guarantee that output processing module can the steady operation. By providing a reference intensity voltage for comparison with the output signal, the gain of the amplifying circuit is feedback adjusted, so that the intensity of the output signal can be kept relatively stable. The reference common-mode voltage of the externally connected analog-to-digital converter is introduced into the down converter output processing module, and compared with the common-mode voltage of the output signal of the amplifying circuit, the common-mode voltage of the output signal of the amplifying circuit is fed back and adjusted, the error between the common-mode voltage of the output signal of the output processing module and the reference common-mode voltage of the external analog-to-digital converter is reduced, the adaptability of the analog-to-digital converter is improved, different analog-to-digital converters can be adaptively connected, and the application range.
Parts not described in the above modes can be realized by adopting or referring to the prior art.
The foregoing is a more detailed description of the present invention, taken in conjunction with the specific preferred embodiments thereof, and it is not intended that the invention be limited to the specific embodiments thereof. To the utility model belongs to the technical field of the ordinary skilled person say, do not deviate from the utility model discloses a other embodiments that reach under the technical scheme all should be contained the utility model discloses a within the scope of protection.
Claims (5)
1. A gain and common mode rejection adaptive down converter, comprising a power supply module and an output processing module, the output processing module comprising a filter, characterized in that: the output processing module also comprises a self-adaptive amplifying circuit, the signal input end of the self-adaptive amplifying circuit is connected with the output end of the filter, the signal output end of the self-adaptive amplifying circuit is connected with the input end of the analog-to-digital converter, the self-adaptive amplifying circuit is also connected with a reference intensity voltage input and a reference common-mode voltage input, the reference intensity voltage is from the power supply module, and the reference common-mode voltage is from the analog-to-digital converter; the self-adaptive amplifying circuit compares the output signal with a reference intensity voltage and a reference common-mode voltage respectively, and generates a gain adjusting signal and a common-mode adjusting signal respectively and feeds back the gain adjusting signal and the common-mode adjusting signal so as to adjust the intensity of the output signal and the common-mode voltage.
2. A gain and common mode rejection adaptive down converter as claimed in claim 1, wherein: the self-adaptive amplifying circuit comprises an amplifying circuit, a gain control circuit and a common mode control circuit, wherein the input end of the amplifying circuit is connected with the output end of the filter, the output end of the amplifying circuit is connected with the input end of the external analog-to-digital converter, the input end of the gain control circuit and the input end of the common mode control circuit, the gain control circuit is further connected with a reference intensity voltage input, the common mode control circuit is further connected with a reference common mode voltage input, the output end of the gain control circuit is connected with the gain control end of the amplifying circuit, and the output end of the.
3. A gain and common mode rejection adaptive down converter as claimed in claim 2, wherein: the amplifying circuit comprises an amplifier U4 and a three-way power dividing circuit, wherein the three-way power dividing circuit divides a signal output by the amplifier U4 into three ends to be output and respectively sent to an input end of the analog-to-digital converter, an input end of the gain control circuit and an input end of the common mode control circuit.
4. A gain and common mode rejection adaptive down converter as claimed in claim 3, wherein: the gain control circuit comprises a detector U1, a comparison amplifier U2, resistors R1-R7, a potentiometer R8 and capacitors C1-C4; the pin 6 of the detector U1 is connected with a capacitor C1 and then connected with a second output end of the amplifying circuit, the pin 3 of the detector U1 is connected with one end of a resistor R1 and then connected with one end of a resistor R2, the other end of a resistor R1 is grounded, the other end of a resistor R2 is connected with one end of a capacitor C2, one end of a capacitor C3 and one end of a resistor R3 are connected with a negative input pin of a comparison amplifier U2, the other end of a capacitor C2 is grounded, the other end of the capacitor C3 and the other end of a resistor R3 are connected with one end of a rear capacitor C3, a positive input pin of the comparison amplifier U3 is connected with one end of a resistor R3 and then connected with one end of a resistor R3, the other end of the resistor R3 is grounded, the other end of the resistor R3 is connected with a middle sliding head of a potentiometer R3, one end of the potentiometer R3 is connected with a reference intensity voltage, the other end of the potentiometer R3 is.
5. A gain and common mode rejection adaptive down converter according to claim 3 or 4, wherein: the common mode control circuit comprises an amplifier U3, resistors R16-R19 and a capacitor C6; the positive input pin of the amplifier U3 is connected with the third output end of the amplifying circuit after being connected with the resistor R16, one end of the negative input pin of the amplifier U3 is connected with one end of the capacitor C6 after being connected with one end of the resistor R17, the other end of the resistor R17 is connected with one end of the resistor R18 after being connected with the reference common mode voltage, the other end of the resistor R18 is grounded, the output pin of the amplifier U3 is connected with the other end of the capacitor C6 after being connected with one end of the resistor R19, and the other.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201920792554.8U CN210111949U (en) | 2019-05-29 | 2019-05-29 | Adaptive down converter for gain and common mode rejection |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201920792554.8U CN210111949U (en) | 2019-05-29 | 2019-05-29 | Adaptive down converter for gain and common mode rejection |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN210111949U true CN210111949U (en) | 2020-02-21 |
Family
ID=69563522
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201920792554.8U Active CN210111949U (en) | 2019-05-29 | 2019-05-29 | Adaptive down converter for gain and common mode rejection |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN210111949U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114236221A (en) * | 2021-10-13 | 2022-03-25 | 北京华峰测控技术股份有限公司 | Differential voltage measurement circuit, device and method |
-
2019
- 2019-05-29 CN CN201920792554.8U patent/CN210111949U/en active Active
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114236221A (en) * | 2021-10-13 | 2022-03-25 | 北京华峰测控技术股份有限公司 | Differential voltage measurement circuit, device and method |
| CN114236221B (en) * | 2021-10-13 | 2023-09-26 | 北京华峰测控技术股份有限公司 | Differential voltage measurement circuit, device and method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8606211B2 (en) | High dynamic range receiver front-end with Q-enhancement | |
| WO2003043205A2 (en) | Method and apparatus for reducing dc offsets in a communication system | |
| US9154244B2 (en) | Systems and methods for controlling the second order intercept point of receivers | |
| Manstretta et al. | A 0.18/spl mu/m CMOS direct-conversion receiver front-end for UMTS | |
| Huang et al. | A 915MHz 120μW-RX/900μW-TX envelope-detection transceiver with 20dB in-band interference tolerance | |
| EP1832072A2 (en) | Receiver with chopper stabilization and method thereof | |
| JP2003520487A (en) | RF front-end with multi-stage diminishing filtering architecture | |
| US6144243A (en) | Method and circuit arrangement for reducing offset voltage of a signal | |
| CN103166600A (en) | Adaptive filtering of blocker signals in demodulators | |
| CN210111949U (en) | Adaptive down converter for gain and common mode rejection | |
| US6735181B1 (en) | Wireless transceiver with subtractive filter compensating both transmit and receive artifacts | |
| CN212392875U (en) | Direct frequency conversion receiver device with direct current offset correction | |
| CN110149121A (en) | A kind of adjustable ultra wide band zero intermediate frequency transceiver rf analog front-end | |
| Thomas et al. | A one-chip 2 GHz single superhet receiver for 2 Mb/s FSK radio communication | |
| EP2299588B1 (en) | Receiver with improved flicker noise performance | |
| US20180205412A1 (en) | Autonomous bandwidth select wireless transciver | |
| CN210724696U (en) | Mixer intermediate frequency conditioning circuit capable of reducing error output | |
| US6943618B1 (en) | Compensation mechanism for compensating bias levels of an operation circuit in response to supply voltage changes | |
| CN202663389U (en) | Multi-standard fully-compatible fourth-generation mobile radio-frequency front-end broadband low-noise amplification device and application system thereof | |
| CN104836588B (en) | Frequency selective network, signal processing apparatus and frequency selectivity characteristic setting method | |
| CN100559725C (en) | The improvement project that relates to heterogeneous receiver | |
| CN109257056A (en) | A kind of digital if receiver | |
| CN218071447U (en) | Variable gain amplifier and direct frequency conversion receiver based on direct current offset elimination | |
| CN211018809U (en) | Digital-to-analog signal processing circuit of radio frequency front-end chip | |
| CN220732740U (en) | Intermediate frequency signal filtering processing circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |