CN209591496U - The driving circuit and display device of display panel - Google Patents

The driving circuit and display device of display panel Download PDF

Info

Publication number
CN209591496U
CN209591496U CN201920286565.9U CN201920286565U CN209591496U CN 209591496 U CN209591496 U CN 209591496U CN 201920286565 U CN201920286565 U CN 201920286565U CN 209591496 U CN209591496 U CN 209591496U
Authority
CN
China
Prior art keywords
signal
control
logic level
driving
display panel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201920286565.9U
Other languages
Chinese (zh)
Inventor
张大雷
阮永鑫
陈万兴
朱梅芬
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
InfoVision Optoelectronics Kunshan Co Ltd
Original Assignee
InfoVision Optoelectronics Kunshan Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by InfoVision Optoelectronics Kunshan Co Ltd filed Critical InfoVision Optoelectronics Kunshan Co Ltd
Priority to CN201920286565.9U priority Critical patent/CN209591496U/en
Application granted granted Critical
Publication of CN209591496U publication Critical patent/CN209591496U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The utility model discloses a kind of driving circuit of display panel and display devices.The driving circuit includes: sequence controller, provides logic level signal;Control unit is connected with sequence controller to receive the logic level signal, and provide M signal according to control signal and logic level signal;And level conversion unit, it is connected between control unit and display panel, level conversion is carried out to M signal to generate driving signal, the amplitude of driving signal is greater than the amplitude of M signal.Driving circuit provided by the utility model, logic level signal is provided using sequence controller original in display device, logic level signal is converted to by driving signal using control unit and level conversion unit, to provide driving power, to simplify the circuit structure of driving circuit.

Description

The driving circuit and display device of display panel
Technical field
The utility model relates to field of display technology, driving circuit and display more particularly, to a kind of display panel Device.
Background technique
The display panel of liquid crystal display (Liquid Crystal Display, LCD) includes (oxidation of two transparent electrodes Indium tin), the column layer of liquid crystal molecule that is suspended between two transparent electrodes and there are two polarization direction is orthogonal on the outside of both sides Polarization filters.Display panel is placed in front of light source or reverse side, if light is by wherein without interelectrode liquid crystal After one polarization filters, polarization direction will be completely vertical with second polarizing film, therefore light is blocked fully.If logical The light rear polarizer direction for crossing a polarization filters is rotated by liquid crystal, then it can pass through another polarization filters. Therefore liquid crystal can control the rotation in polarization of light direction by electrostatic field, to realize the control to light.
In the prior art, the driving voltage using simple alternating current power-frequency voltage as display panel, to control liquid crystal pair The rotation in polarization of light direction, to drive display panel.Fig. 1 shows the block diagram of display device according to prior art.Such as Shown in Fig. 1, sine wave is generated using waveform generator 110, provides operational amplifier 120 using positive/negative-pressure generation circuit 121 Driving signal, and symmetrical sinusoidal voltage is generated using operational amplifier 120, the sinusoidal voltage is provided to display panel 130.The method for generating simple alternating current power-frequency voltage in the prior art is needed using more complicated circuit structure.Therefore, it needs The driving circuit of the prior art is further improved, the circuit structure to solve the problems, such as display device is excessively complicated.
Utility model content
In view of the above problems, the purpose of this utility model is to provide a kind of driving circuit of display panel and display dresses It sets, wherein provide logic level signal using sequence controller, believed logic level using control unit and level conversion unit Number driving signal is converted to, to simplify the circuit structure of driving circuit.
One side according to the present utility model provides a kind of driving circuit of display panel, comprising: sequence controller mentions For logic level signal;Control unit is connected to receive the logic level signal with the sequence controller, and according to control Signal and the logic level signal provide M signal;And level conversion unit, be connected to described control unit with it is described Between display panel, level conversion is carried out to generate driving signal to the M signal, the amplitude of the driving signal is greater than The amplitude of the M signal.
Preferably, described control unit includes at least one control circuit, at least one described control circuit is connected to confession Between electric end and the sequence controller, the control circuit includes: first resistor, is connected to the feeder ear, is prevented described Control circuit short circuit;Switching tube, the first path terminal of the switching tube are connected to the first resistor, alternate path termination reference Ground, control terminal are connected to the sequence controller, and the switching tube is patrolled for receiving the logic level signal according to described Collect conducting and shutdown that level signal controls the control circuit;And second resistance, it is connected to the sequence controller and institute It states between the control terminal of switching tube, wherein the feeder ear is used to provide the described control signal, and according to the control signal Effectively and in vain control the effective status and invalid state of the control circuit.
Preferably, when the control signal is effective, the control circuit is in effective status and according to the logic electricity Ordinary mail number provides the M signal;When the control invalidating signal, the control circuit is in invalid state and stops mentioning For the M signal.
Preferably, when the logic level signal is effective, the switching tube enters on state, so that the control is electric Road conducting, when the logic level signal is invalid, the switching tube enters off state, so that the control circuit turns off.
Preferably, the alternate path end of the first resistor is additionally coupled to the level conversion unit, when the control is believed When number effective, M signal is provided to the level conversion unit according to the logic level signal by the first resistor, In, the logic level signal includes two complementary logical signals, and the M signal is complementary with the logic level signal, The amplitude of the M signal is equal to the virtual value of the control signal.
Preferably, when the control signal is effective, when the logic level signal is invalid, the control circuit is closed Disconnected, in an off state between the feeder ear and the reference ground, the feeder ear provides the voltage of the control signal The M signal of effective status is exported to the level conversion unit;It is described when the logic level signal is effective Control circuit conducting, the feeder ear and described with reference in the conductive state between ground, the feeder ear is by the control signal Voltage be provided to reference to to export the M signal of invalid state.
Preferably, the control signal includes width viewing angle control signal.
Preferably, the level conversion unit includes: electrical level transferring chip, and the input terminal of the electrical level transferring chip receives M signal, output end output drive signal;And it is connected to the peripheral cell of the electrical level transferring chip.
Another aspect according to the present utility model provides a kind of display device, comprising: driving circuit as described above mentions For the driving signal;And display panel, the display panel include positioned at the first light modulation electrode of liquid crystal layer two sides and the Two light modulation electrodes, the driving signal include identical amplitude, the first ac square wave signal of opposite in phase and the second ac square wave Signal, the first light modulation electrode and the second light modulation electrode receive first ac square wave signal and described second respectively Ac square wave signal.
Preferably, the display panel includes PDLC display panel, the transmitance and the drive of the PDLC display panel The amplitude of dynamic signal is positively correlated.
The driving circuit and display device of display panel provided by the utility model provide logic electricity using sequence controller Ordinary mail number provides driving signal according to logic level signal using control unit and level conversion unit, to provide display panel Driving signal, to simplify the circuit structure of driving circuit.
Further, the driving circuit and display device of the display panel, is connected to feeder ear for control circuit, to receive Signal is controlled, by controlling the effective of signal and further controlling in vain switching off and on for control circuit, to control Make switching off and on for the driving circuit.
Detailed description of the invention
By referring to the drawings to the description of the utility model embodiment, above-mentioned and other mesh of the utility model , feature and advantage will be apparent from, in the accompanying drawings:
Fig. 1 shows the block diagram of display device according to prior art.
Fig. 2 shows the block diagrams according to the display device of the utility model embodiment.
Fig. 3 shows the electrical block diagram of the display device according to the utility model embodiment.
Fig. 4 a and 4b respectively illustrate the coherent signal timing diagram according to the utility model embodiment.
Reference signs list
100,200 display device
110 waveform generators
120 operational amplifiers
121 positive/negative-pressure generation circuits
130,220 display panel
210 driving circuits
211 sequence controllers
212 control units
213 level conversion units
Specific embodiment
Hereinafter reference will be made to the drawings is more fully described the various embodiments of the utility model.In various figures, identical Element is indicated using same or similar appended drawing reference.For the sake of clarity, the various pieces in attached drawing are not drawn to draw System.
With reference to the accompanying drawings and examples, specific embodiment of the present utility model is described in further detail.
Fig. 2 shows the block diagrams according to the display device of the utility model embodiment.
As shown in Fig. 2, display device 200 includes driving circuit 210 and display panel 220, driving circuit 210 includes timing Controller 211, control unit 212 and level conversion unit 213, driving circuit 210 are used to provide driving to display panel 220 Signal.
Sequence controller 211 is connected to control unit 212, for receiving the picture number of digiboard (not shown) transmission According to input signal, input image data signal is for example including rGB data signal, clock signal and width viewing angle control signal (Hybrid Viewing Angle,HVA).Sequence controller 211 receives input image data signal, output and image data phase The logic level signal of pass, and the logic level signal is transmitted to control unit 212.Sequence controller 211 is, for example, timing Device controls register (Timer Control Register, TCON).
The input terminal of control unit 212 is connected to sequence controller 211, and output end is connected to level conversion unit (level shift)213.Control unit 212 is used to produce according to control signal and from the received logic level signal of sequence controller 211 Raw corresponding M signal, control signal are voltage signal, for example, width viewing angle control signal.When width viewing angle control signal When Vhva is high level, control unit 212 is opened, and according to from the received logic level signal of sequence controller 211, is generated corresponding M signal;When width viewing angle control signal Vhva is low level, control unit 212 is closed, and stops generating M signal.
The input terminal of level conversion unit 213 is connected to control unit 212, and output end is connected to display panel 220, is used for M signal is converted to the driving signal that can drive display panel 220.The positive feeder ear of level conversion unit 213 and negative confession The supply voltage at electric end is for example respectively+15V and -5V, thus level conversion unit 213 can export high level be+15V, it is low Level is the driving signal of -5V.In alternate embodiments, can by change level conversion unit 213 positive feeder ear and The supply voltage size of negative feeder ear changes the high level and low level size of driving signal.
Display panel 220 may include the multiple pixels being arranged in the matrix including row and column, and be based on from driving The driving signal that circuit 210 transmits shows image as unit of frame.Display panel 220 includes display panel, and display panel includes Electrode and the second light modulation electrode are dimmed positioned at the first of liquid crystal layer two sides.Display panel 220 receives the drive that driving circuit 210 provides Dynamic signal, the first light modulation electrode of display panel 220 and the second light modulation electrode receive the first driving signal and the second driving respectively Signal.In this embodiment, display panel 220 is, for example, polymer dispersed liquid crystals (Polymer Dispersed Liquid Crystal, PDLC) display panel, the transmitance of display panel 220 and the amplitude of driving signal are positively correlated.In display panel 220 When needing to keep high transmittance, the first driving signal and the second driving signal respectively include amplitude it is identical, opposite in phase first Ac square wave signal and the second ac square wave signal, the first light modulation electrode of display panel 220 and the second light modulation electrode connect respectively Receive the first ac square wave signal and the second ac square wave signal;When display panel 220 needs to keep low transmission, the first driving Signal and the second driving signal are the identical high level signal of amplitude or low level signal.
Fig. 3 shows the electrical block diagram of the display device according to the utility model embodiment.
As shown in figure 3, the display device of the utility model embodiment includes driving circuit and display panel 220, wherein Driving circuit includes sequence controller (not shown), control unit 212 and level conversion unit 213.Sequence controller is It is complementary that driving circuit, which provides logic level signal A and logic level signal B, logic level signal A and logic level signal B, Logical signal, for example, complementary square-wave signal.The output signal of driving circuit includes driving signal E and driving signal F.
The output end of driving circuit is connected to display panel 220, provides driving signal E and driving letter for display panel 220 Number F, in this embodiment, when display panel 220 needs to keep high transmittance, driving signal E and driving signal F are waveform For the voltage signal of square wave, and the high level of driving signal E and driving signal F and logic level signal A and logic level signal B High level it is unequal.In a preferred embodiment, the amplitude of driving signal E and driving signal F be greater than logic level signal A and The amplitude of logic level signal B.
The input terminal of control unit 212 is connected to sequence controller (not shown), and sequence controller is control unit 212 provide logic level signal A and logic level signal B.Control unit 212 is used for according to logic level signal A and logic electricity It is M signal that ordinary mail B, which provides M signal C and M signal D, M signal C and M signal D to level conversion unit,. M signal C and M signal D is complementary with logic level signal A and logic level signal B, M signal C and M signal D's Amplitude is less than or equal to the virtual value of control signal.
Control unit 212 includes at least first control circuit 212a and second control circuit 212b, and control circuit is used for root M signal is generated according to logic level signal.First control circuit 212a and second control circuit 212b are connected to public power supply End, feeder ear is for providing control signal, and in this embodiment, power supply for example provides width viewing angle control signal Vhva.First The on state of control circuit 212a is controlled by logic level signal A, and the on state of second control circuit 212b is by logic electricity Ordinary mail B control.
By taking first control circuit 212a as an example, first control circuit 212a includes resistance R1, resistance R2 and switch transistor T 1. One end of resistance R1 is connected to width viewing angle control signal Vhva, and the other end is connected to the drain electrode of switch transistor T 1, switch transistor T 1 Source electrode connects with reference to ground.The grid of switch transistor T 1 is connected to logic level signal A via resistance R2, and switch transistor T 1 is according to logic level The on state of the size control first control circuit 212a of signal A.
When logic level signal A effectively (high level is effective), switch transistor T 1 enters on state, so that the first control Circuit 212a conducting;When logic level signal A invalid (low level is invalid), switch transistor T 1 enters off state, so that the One control circuit 212a shutdown.
When width viewing angle control signal Vhva is effective, if first control circuit 212a is connected, feeder ear is by width Viewing angle control signal Vhva is provided to reference to ground, so that M signal C is low level;If first control circuit 212a is turned off, Then width viewing angle control signal Vhva is provided to level conversion unit 213 by feeder ear, so that M signal C is high level, in Between signal C high level be equal to width viewing angle control signal Vhva effective voltage.
In this embodiment, switch transistor T 1 is N-channel MOS field effect transistor (Metal-Oxide-Semiconductor Field-Effect Transistor,MOSFET).In N-channel MOS field effect transistor, if gate source voltage VgsGreater than field The threshold voltage (Threshold voltage) of effect transistor, then field effect transistor is in the conductive state;If grid source is electric Press VgsLess than the threshold voltage of field effect transistor, then field effect transistor is in an off state.
Level conversion unit 213 is used to receive M signal C and M signal D, and according to M signal C and M signal D generates driving signal E and driving signal F, and level conversion unit can be realized by individual chip and relevant peripheral cell. In this embodiment, level conversion unit 213 has boosting and buck functionality, such as the parameter by the way that peripheral cell is arranged, and makes Chip is in the state with boost function.After level conversion unit 213 receives M signal, it is converted into driving signal It exports to display panel 220.In a preferred embodiment, the amplitude of driving signal E and driving signal F be greater than M signal C and The amplitude of M signal D.
Fig. 4 a and 4b respectively illustrate the coherent signal timing diagram according to the utility model embodiment.
As shown in fig. 4 a, it is complementary logic letter that sequence controller, which provides logic level signal A and logic level signal B, Number, such as complementary square-wave signal.As shown in Figure 4 b, by taking logic level signal A as an example, logic level signal A is connected to control Unit, when the width viewing angle control signal Vhva of control unit is in effective status, control unit generates M signal C, in Between signal C and logic level signal A opposite in phase, i.e., when logic level signal A is effective, M signal C is invalid, when logic electricity When ordinary mail A is invalid, M signal C is effective.
It should be pointed out that Fig. 4 a and 4b are suitable for schematical explanation, it cannot illustrate logic level signal A accordingly and patrol It collects between size, frequency, effective time and the logic level signal A, M signal C and driving signal E of level signal B Size relationship.
It is as described above according to the embodiments of the present invention, these embodiments details all there is no detailed descriptionthe, Also not limiting the utility model is only the specific embodiment.Obviously, as described above, many modification and change can be made Change.These embodiments are chosen and specifically described to this specification, is in order to preferably explain the principles of the present invention and actually to answer With so that skilled artisan be enable to utilize the utility model and repairing on the basis of the utility model well Change use.

Claims (10)

1. a kind of driving circuit of display panel characterized by comprising
Sequence controller provides logic level signal;
Control unit is connected to receive the logic level signal with the sequence controller, and according to control signal and described Logic level signal provides M signal;And
Level conversion unit is connected between described control unit and the display panel, carries out level to the M signal To generate driving signal, the amplitude of the driving signal is greater than the amplitude of the M signal for conversion.
2. driving circuit according to claim 1, which is characterized in that described control unit includes at least one control electricity Road, at least one described control circuit are connected between feeder ear and the sequence controller, and the control circuit includes:
First resistor is connected to the feeder ear, prevents the control circuit short circuit;
Switching tube, the first path terminal of the switching tube are connected to the first resistor, the connection of alternate path end with reference to ground, control End is connected to the sequence controller, and the switching tube is used to receive the logic level signal, and according to the logic level Signal controls the conducting and shutdown of the control circuit;And
Second resistance is connected between the sequence controller and the control terminal of the switching tube,
Wherein, the feeder ear is used to provide the described control signal, and according to effective and invalid control institute of the control signal State the effective status and invalid state of control circuit.
3. driving circuit according to claim 2, which is characterized in that
When the control signal is effective, the control circuit is in effective status and provides institute according to the logic level signal State M signal;
When the control invalidating signal, the control circuit is in invalid state and stops providing the M signal.
4. driving circuit according to claim 2, which is characterized in that
When the logic level signal is effective, the switching tube enters on state, so that the control circuit is connected,
When the logic level signal is invalid, the switching tube enters off state, so that the control circuit turns off.
5. driving circuit according to claim 2, which is characterized in that the alternate path end of the first resistor is additionally coupled to The level conversion unit, when the control signal is effective, the first resistor will be intermediate according to the logic level signal Signal is provided to the level conversion unit;
Wherein, the logic level signal includes two complementary logical signals, and the M signal and the logic level are believed Number complementation, the amplitude of the M signal are equal to the virtual value of the control signal.
6. driving circuit according to claim 5, which is characterized in that when the control signal is effective,
When the logic level signal is invalid, the control circuit shutdown is between the feeder ear and the reference ground The voltage of the control signal is provided to the level conversion unit to export effective status by off state, the feeder ear The M signal;
When the logic level signal is effective, the control circuit conducting is between the feeder ear and the reference ground On state, the feeder ear believe the voltage of the control signal with being provided to reference with the centre for exporting invalid state Number.
7. driving circuit according to claim 2, which is characterized in that the control signal includes width viewing angle control letter Number.
8. driving circuit according to claim 1, which is characterized in that the level conversion unit includes:
Electrical level transferring chip, the input terminal of the electrical level transferring chip receive the M signal, and output end exports the driving Signal;And
It is connected to the peripheral cell of the electrical level transferring chip.
9. a kind of display device characterized by comprising driving circuit as claimed in any one of claims 1 to 8 provides institute State driving signal;And
Display panel, the display panel includes the first light modulation electrode and the second light modulation electrode positioned at liquid crystal layer two sides, described Driving signal includes identical amplitude, the first ac square wave signal of opposite in phase and the second ac square wave signal, and described first adjusts Optoelectronic pole and the second light modulation electrode receive first ac square wave signal and second ac square wave signal respectively.
10. display device according to claim 9, which is characterized in that the display panel includes PDLC display panel, institute The amplitude of the transmitance and the driving signal of stating PDLC display panel is positively correlated.
CN201920286565.9U 2019-03-07 2019-03-07 The driving circuit and display device of display panel Active CN209591496U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201920286565.9U CN209591496U (en) 2019-03-07 2019-03-07 The driving circuit and display device of display panel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201920286565.9U CN209591496U (en) 2019-03-07 2019-03-07 The driving circuit and display device of display panel

Publications (1)

Publication Number Publication Date
CN209591496U true CN209591496U (en) 2019-11-05

Family

ID=68356417

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201920286565.9U Active CN209591496U (en) 2019-03-07 2019-03-07 The driving circuit and display device of display panel

Country Status (1)

Country Link
CN (1) CN209591496U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2023015590A1 (en) * 2021-08-09 2023-02-16 Tcl华星光电技术有限公司 Display panel and display apparatus

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2023015590A1 (en) * 2021-08-09 2023-02-16 Tcl华星光电技术有限公司 Display panel and display apparatus
US11935450B2 (en) 2021-08-09 2024-03-19 Tcl China Star Optoelectronics Technology Co., Ltd. Display panel and display device

Similar Documents

Publication Publication Date Title
CN104795040B (en) Array substrate, display device and shutdown ghost improving circuit for display device
CN103400558B (en) Shift register cell and driving method, gate driver circuit and display device
CN103198804B (en) A kind of liquid crystal indicator and driving method thereof
CN202049315U (en) Array substrate pixel structure, array substrate, liquid crystal panel and display device
CN106952628A (en) Ghost eliminating circuit and display device
CN1953030B (en) Control circuit device and liquid crystal display with the same
CN204719368U (en) Contactor control device
CN106847215B (en) Display device
TW200819887A (en) Array panel and method of driving the same
CN103971657B (en) Driving method for liquid crystal display panel
CN103745704B (en) Liquid crystal display drive circuit, Liquid Crystal Display And Method For Driving
CN215770465U (en) Display driving circuit and display device
CN104376826A (en) Shifting register unit, grid driving circuit and displaying device
CN107193168A (en) A kind of array base palte and display panel
CN209591496U (en) The driving circuit and display device of display panel
CN108564926A (en) A kind of driving circuit and display device
CN102881256B (en) Pixel drive circuit, display panel, display device and pixel driving method
CN105633093B (en) Thin-film transistor array base-plate
CN104317456A (en) Embedded touch screen, driving method thereof and display device
CN102109694A (en) Polymer network liquid crystal driving apparatus and driving method, and polymer network liquid crystal panel
CN103336397B (en) A kind of array base palte, display panel and display device
CN109785811A (en) A kind of common voltage provides circuit, liquid crystal display panel and its driving method
CN102081910A (en) Method and circuit for driving polymer dispersed liquid crystal (PDLC) films
CN102879934B (en) Method for accelerating liquid crystal molecule rotation and liquid crystal panel driving circuit used for method
CN103064221A (en) Transparent display device

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
CP01 Change in the name or title of a patent holder
CP01 Change in the name or title of a patent holder

Address after: 215301, 1, Longteng Road, Kunshan, Jiangsu, Suzhou

Patentee after: InfoVision Optoelectronics(Kunshan)Co.,Ltd.

Address before: 215301, 1, Longteng Road, Kunshan, Jiangsu, Suzhou

Patentee before: INFOVISION OPTOELECTRONICS (KUNSHAN) Co.,Ltd.