CN209525654U - A kind of card reading circuit and intelligent electric energy meter - Google Patents

A kind of card reading circuit and intelligent electric energy meter Download PDF

Info

Publication number
CN209525654U
CN209525654U CN201920716836.XU CN201920716836U CN209525654U CN 209525654 U CN209525654 U CN 209525654U CN 201920716836 U CN201920716836 U CN 201920716836U CN 209525654 U CN209525654 U CN 209525654U
Authority
CN
China
Prior art keywords
deck
microprocessor
card reading
circuit
reset signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201920716836.XU
Other languages
Chinese (zh)
Inventor
方晓健
孙奇烽
卢玉凤
傅红君
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huali Science And Technology Co Ltd
Holley Technology Co Ltd
Original Assignee
Huali Science And Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huali Science And Technology Co Ltd filed Critical Huali Science And Technology Co Ltd
Priority to CN201920716836.XU priority Critical patent/CN209525654U/en
Application granted granted Critical
Publication of CN209525654U publication Critical patent/CN209525654U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Electronic Switches (AREA)

Abstract

This application discloses a kind of card reading circuits, comprising: microprocessor, delay circuit, clock generating circuit and deck;The microprocessor is connected with the delay circuit, the clock generating circuit and the deck respectively, is written and read for output reset signal and to CPU card;The delay circuit is connected with the microprocessor and the deck respectively, the reset signal delay output for exporting the microprocessor to the deck;The clock generating circuit is connected with the microprocessor and the deck respectively, for exporting clock signal to the deck.The card reading circuit can be realized effective read-write of CPU card, ensure pre-payment success rate.Disclosed herein as well is a kind of intelligent electric energy meters, equally have above-mentioned technique effect.

Description

A kind of card reading circuit and intelligent electric energy meter
Technical field
This application involves electrical equipment technical field, in particular to a kind of card reading circuit;Further relate to a kind of intelligent electric energy meter.
Background technique
With the construction of smart grid, the type of the prepayment meter of national grid and each place Utilities Electric Co. is increasingly More, the agreement of CPU card is also different, therefore, it is particularly necessary to design a kind of card reading circuit for being compatible with all kinds of CPU cards.In addition, according to " Q/GDW1365-2013 intelligent electric energy meter information exchange secure authentication technology specification " and " intelligent electric energy meter safety chip uses Handbook " requirement, after clock signal is added to the corresponding contacts on deck, reset signal need to keep the low level of longer clock cycle Reflex bit CPU card.However, the CPU card of different Utilities Electric Co.s is variant to resetting time, if sending out when clock signal is not also stable Reset signal is sent, resets and fails it will cause CPU card, and then pre-payment is caused to fail.
In view of this, how effectively to realize the read-write of CPU card, ensure pre-payment success rate be those skilled in the art urgently The technical issues of solution.
Utility model content
The purpose of the application is to provide a kind of card reading circuit and intelligent electric energy meter, can be realized effective read-write of CPU card, protects Hinder pre-payment success rate.
In order to solve the above technical problems, this application provides a kind of card reading circuits, comprising:
Microprocessor, delay circuit, clock generating circuit and deck;
The microprocessor is connected with the delay circuit, the clock generating circuit and the deck respectively, It is written and read for output reset signal and to CPU card;
The delay circuit is connected with the microprocessor and the deck respectively, for exporting the microprocessor Reset signal delay output to the deck;
The clock generating circuit is connected with the microprocessor and the deck respectively, for exporting clock letter Number to the deck.
Optionally, the delay circuit includes:
Resistance and capacitor;One end of the resistance is connected with the reset signal output pin of the microprocessor, described The other end of resistance is connected with one end that the reset signal of the deck inputs contact and the capacitor, the other end of the capacitor Ground connection.
Optionally, the resistance is specially 2 kilo-ohms, and the capacitor is specially 100 nanofarads.
Optionally, the clock generating circuit includes crystal oscillating circuit and NAND gate.
Optionally, the NAND gate is specially 74HC00D NAND gate.
Optionally, the deck is specially KF-101M type deck.
Optionally, the microprocessor is specially HT6025 microprocessor.
In order to solve the above technical problems, the intelligent electric energy meter is provided with present invention also provides a kind of intelligent electric energy meter Card reading circuit as described in any one of the above embodiments.
Card reading circuit provided herein, comprising: microprocessor, delay circuit, clock generating circuit and card Seat;The microprocessor is connected with the delay circuit, the clock generating circuit and the deck respectively, for defeated Reset signal and CPU card is written and read out;The delay circuit respectively with the microprocessor and the deck phase Even, the reset signal delay for exporting the microprocessor is exported to the deck;Electricity occurs for the clock signal Road is connected with the microprocessor and the deck respectively, for exporting clock signal to the deck.
Obviously, card reading circuit provided herein, is provided with delay circuit, and by this delay circuit respectively with micro process Device and deck are connected, and are delayed with the reset signal exported by this delay circuit to microprocessor, realize when clock is believed After number circuit stability output clock signal occurring, then output reset signal can effectively avoid believing in clock to the purpose of deck The failure of reset caused by output reset signal to deck when number unstable ensures prepayment to realize effective read-write of CPU card Take success rate.
Intelligent electric energy meter provided herein, equally has above-mentioned technique effect.
Detailed description of the invention
It in order to more clearly explain the technical solutions in the embodiments of the present application, below will be to needed in the embodiment Attached drawing is briefly described, it should be apparent that, the drawings in the following description are only some examples of the present application, for ability For the those of ordinary skill of domain, without creative efforts, it can also be obtained according to these attached drawings other attached Figure.
Fig. 1 is a kind of schematic diagram of card reading circuit provided by the embodiment of the present application;
Fig. 2 is the schematic diagram of another kind card reading circuit provided by the embodiment of the present application.
Specific embodiment
The core of the application is to provide a kind of card reading circuit and intelligent electric energy meter, can be realized effective read-write of CPU card, protects Hinder pre-payment success rate.
To keep the purposes, technical schemes and advantages of the embodiment of the present application clearer, below in conjunction with the embodiment of the present application In attached drawing, the technical scheme in the embodiment of the application is clearly and completely described, it is clear that described embodiment is Some embodiments of the present application, instead of all the embodiments.Based on the embodiment in the application, those of ordinary skill in the art Every other embodiment obtained without making creative work, shall fall in the protection scope of this application.
Referring to FIG. 1, Fig. 1 is a kind of schematic diagram of card reading circuit provided by the embodiment of the present application;In conjunction with Fig. 1, the reading Card circuit includes: microprocessor 10, delay circuit 20, clock generating circuit 30 and deck 40;
Specifically, microprocessor 10 is connected with delay circuit 20, clock generating circuit 30 and deck 40 respectively, one Aspect is responsible for output reset signal to delay circuit 20 and clock generating circuit 30.On the other hand it is responsible for being plugged in card The CPU card of seat 40 is written and read.Wherein, in a kind of specific embodiment, microprocessor 10 is specially HT6025 micro- Processor.
Specifically, the kernel of HT6025 microprocessor handles chip using ARM Cortex-M0, it can effectively meet power consumption With efficiency requirement.Meanwhile HT6025 microprocessor equipped with 256K Flash, 32K SRAM, etc., in function, performance and reliability Aspect can preferably meet requirement of the power grid to meter microprocessor.Therefore, in view of the above-mentioned characteristic of HT6025 microprocessor, The present embodiment specifically selects HT6025 microprocessor to carry out the operations such as reset signal output, CPU card read-write.
Delay circuit 20 is separately connected microprocessor 10 and deck 40, the reset signal for exporting microprocessor 10 Delay output is to deck 40, after ensuring that clock generating circuit 30 exports stable clock signal, then output reset signal To deck 40, effective read-write of CPU card is ensured.For the particular circuit configurations of delay circuit 20, the application does not do unique restriction, Otherness setting can be carried out according to actual needs.
In a kind of specific embodiment, delay circuit 20 includes resistance R and capacitor C;One end of resistance R and micro process The reset signal output pin of device 10 is connected, and the other end of resistance R and the reset signal of deck 40 input the one of contact and capacitor C End is connected, the other end ground connection of capacitor C.
Specifically, i.e. RC delay is electric refering to what is shown in Fig. 2, present embodiments providing a kind of delay circuit 20 of simple possible Road, the RC delay circuit include resistance R and capacitor C.Wherein, one end of resistance R and the reset signal output of microprocessor 10 are drawn Foot is connected, and the other end of resistance R is connected with one end that the reset signal of deck 40 inputs contact and capacitor C, and capacitor C's is another End ground connection.To be according to the delay time that the delay principle of RC delay circuit can obtain reset signal In above formula, τ indicates that delay time, R and C respectively indicate resistance value and capacitance, and E indicates the operating voltage of CPU card, and U indicates electricity Hold the charging voltage of C.Equally, for the specific capacitance of the specific resistance value of resistance R and capacitor C, the application without limitation, Can the demand according to practical application to delay time carry out adaptable setting.
In a kind of specific embodiment, the resistance value of resistance R is specially 2 kilo-ohms, and the capacitor of capacitor C is specially 100 Nanofarad.
Specifically, the resistance value of resistance R is specifically configured to 2 kilo-ohms, and the capacitance of capacitor C is specifically arranged in the present embodiment For 100 nanofarads, then, in the case where the operating voltage of CPU card is 5V, the calculation formula based on above-mentioned delay time can obtain this When delay time be about 120 microseconds, to make to export the delay that there are about 120 microseconds to the reset signal of deck 40, After realizing stable clock signal, then output reset signal inputs the purpose of contact to the reset signal of deck 40.
Clock generating circuit 30 is connected with microprocessor 10 and deck 40 respectively, for exporting clock signal to card Seat 40, specific i.e. output clock signal to the clock signal input contact of deck 40.In a kind of specific embodiment, clock Signal generating circuit 30 includes crystal oscillating circuit and NAND gate.The NAND gate is connected with crystal oscillating circuit and microprocessor 10 respectively.
Optionally, above-mentioned NAND gate is specially 74HC00D type NAND gate.
Specifically, refering to what is shown in Fig. 2, the present embodiment has specifically selected 74HC00D NAND gate, and the electrical of the NAND gate connects It is specific as follows to connect mode: the 1A pin and 1B pin of 74HC00D NAND gate are all connected to one end of the crystal oscillator G of crystal oscillating circuit, The 1Y pin and 2A pin of 74HC00D NAND gate are all connected to the other end of the crystal oscillator G of crystal oscillating circuit.74HC00D NAND gate 2B pin is connected with microprocessor 10, specific to be connected with the reset signal output pin of microprocessor 10.74HC00D NAND gate 2Y pin be specifically connected with the clock signal input contact of deck 40 as clock signal output pin.74HC00D NAND gate GND pin be connected with microprocessor 10 and (can specifically be connected with the KEY pin of HT6025 microprocessor 10), and after serial capacitance Ground connection.VCC pin, 4B pin, the 4A pin of 74HC00D NAND gate are all connected with power supply.4Y pin, the 3B of 74HC00D NAND gate Pin and 3A pin are connected with each other, the 3Y pin ground connection of 74HC00D NAND gate.
Deck 40 is connected with microprocessor 10, delay circuit 20 and clock generating circuit 30 respectively, is used for grafting CPU card, and then utilize the read-write of the realization CPU card of microprocessor 10.Wherein, in a kind of specific embodiment, deck 40 has Body is KF-101M type deck 40.
Specifically, with reference to Fig. 2, the present embodiment specifically selects KF-101M type deck 40, and the KF-101M type deck 40 Power contact (contact 10) connects power supply, earthing contact (contact 2) ground connection, and reset signal inputs contact (contact 8) connection delay Circuit 20, is specifically connected to the common end of resistance R Yu capacitor C, and electricity occurs for clock signal input contact (contact 6) and clock signal Road 30 is connected, and specifically may connect to the 2Y pin of 74HC00D type NAND gate.
Based on foregoing circuit structure, the reset signal and clock signal transmission flow of the card reading circuit are specific as follows:
Microprocessor 10 reset signal output pin output low level into clock generating circuit 30 74HC00D with The 2B pin and RC delay circuit of NOT gate, the 2B pin of 74HC00D NAND gate receive this low level and are pulled low, in turn The 2Y pin of 74HC00D NAND gate exports low level, and after 400 clock cycle, and the reset signal of microprocessor 10 exports The output level of pin becomes high level, at this time the clock signal of the 2Y pin output 4M frequency of 74HC00D NAND gate to deck. At the same time, the reset signal that microprocessor 10 is input to RC delay circuit is input to deck after being delayed by general 120 microsecond, and By 120 microseconds, the clock signal of clock generating circuit 30 has resetted and has stablized output, so that it is guaranteed that CPU can have Effect resets, and then realizes effective read-write of CPU card.
In conclusion card reading circuit provided herein, be provided with delay circuit, and by this delay circuit respectively with it is micro- Processor, clock signal circuit and deck are connected, to be carried out by this delay circuit to the reset signal that microprocessor exports Delay is realized after clock generating circuit is stablized and exports clock signal, then output reset signal is to the purpose of deck, can The reset caused by output reset signal to deck when clock signal is not stable is effectively avoided to fail, to realize CPU card Effectively read-write ensures pre-payment success rate.
Present invention also provides a kind of intelligent electric energy meter, which is provided with the reading as described in the various embodiments described above Card circuit please refers to the introduction of intelligent electric energy provided herein the embodiment of above-mentioned card reading circuit, and the application is herein It does not repeat them here.
Because situation is complicated, it can not enumerate and be illustrated, those skilled in the art should be able to be, it is realized that mention in the application It combines actual conditions to may exist multiple examples under the basic principle of the embodiment of confession, is not paying enough creative works Under, it should within the scope of application.
Each embodiment is described in a progressive manner in specification, the highlights of each of the examples are with other realities The difference of example is applied, the same or similar parts in each embodiment may refer to each other.
Card reading circuit provided herein is described in detail with intelligent electric energy meter above.Tool used herein The principle and implementation of this application are described for body example, the above embodiments are only used to help understand this Shen Method and its core concept please.It should be pointed out that for those skilled in the art, not departing from the application Under the premise of principle, can also to the application, some improvement and modification can also be carried out, these improvement and modification also fall into the application right It is required that protection scope.
It should also be noted that, in the present specification, relational terms such as first and second and the like be used merely to by One entity or operation are distinguished with another entity or operation, without necessarily requiring or implying these entities or operation Between there are any actual relationship or orders.Moreover, the terms "include", "comprise" or its any other variant meaning Covering non-exclusive inclusion, so that the process, method, article or equipment for including a series of elements not only includes that A little elements, but also other elements including being not explicitly listed, or further include for this process, method, article or The intrinsic element of equipment.In the absence of more restrictions, the element limited by sentence "including a ...", is not arranged Except there is also other identical elements in the process, method, article or equipment for including element.

Claims (8)

1. a kind of card reading circuit characterized by comprising
Microprocessor, delay circuit, clock generating circuit and deck;
The microprocessor is connected with the delay circuit, the clock generating circuit and the deck respectively, is used for Output reset signal is simultaneously written and read CPU card;
The delay circuit is connected with the microprocessor and the deck respectively, the institute for exporting the microprocessor Reset signal delay output is stated to the deck;
The clock generating circuit is connected with the microprocessor and the deck respectively, for exporting clock signal extremely The deck.
2. card reading circuit according to claim 1, which is characterized in that the delay circuit includes:
Resistance and capacitor;One end of the resistance is connected with the reset signal output pin of the microprocessor, the resistance The reset signal of the other end and the deck input contact and one end of the capacitor and be connected, another termination of the capacitor Ground.
3. card reading circuit according to claim 2, which is characterized in that the resistance is specially 2 kilo-ohms, and the capacitor is specific For 100 nanofarads.
4. card reading circuit according to claim 3, which is characterized in that the clock generating circuit includes crystal oscillating circuit And NAND gate.
5. card reading circuit according to claim 4, which is characterized in that the NAND gate is specially 74HC00D NAND gate.
6. card reading circuit according to claim 5, which is characterized in that the deck is specially KF-101M type deck.
7. card reading circuit according to claim 6, which is characterized in that the microprocessor is specially HT6025 micro process Device.
8. a kind of intelligent electric energy meter, which is characterized in that the intelligent electric energy meter is arranged just like described in any one of claim 1 to 7 Card reading circuit.
CN201920716836.XU 2019-05-17 2019-05-17 A kind of card reading circuit and intelligent electric energy meter Active CN209525654U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201920716836.XU CN209525654U (en) 2019-05-17 2019-05-17 A kind of card reading circuit and intelligent electric energy meter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201920716836.XU CN209525654U (en) 2019-05-17 2019-05-17 A kind of card reading circuit and intelligent electric energy meter

Publications (1)

Publication Number Publication Date
CN209525654U true CN209525654U (en) 2019-10-22

Family

ID=68232740

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201920716836.XU Active CN209525654U (en) 2019-05-17 2019-05-17 A kind of card reading circuit and intelligent electric energy meter

Country Status (1)

Country Link
CN (1) CN209525654U (en)

Similar Documents

Publication Publication Date Title
CN102074076A (en) Intelligent electric meter centralized recharging terminal and control method thereof
CN101963949A (en) Hot plug realization method, hot plug system and board card
CN102402704B (en) Compound multifunctional IC card reader-writer
CN205123325U (en) IC -card charging system
CN209525654U (en) A kind of card reading circuit and intelligent electric energy meter
CN202150274U (en) Anti-lost circuit structure for EEPROM (Electrically Erasable Programmable Read Only Memory) data
CN101131666B (en) Contact smart card simulation card
CN209895334U (en) Electronic equipment and memory card
CN201698525U (en) IC card electrical isolation electric energy meter
CN204143550U (en) NFC radio frequency CPU card intelligent gas meter
CN103679101B (en) Handset audio reader device and system
CN108648781A (en) A kind of storage device detection device
CN209765318U (en) Circuit for realizing large-capacity data processing by using MCU external memory
CN202373005U (en) Compound multifunctional integrated circuit (IC) card reader-writer
CN203800659U (en) Card type mobile power source with card (SD card) reading function
CN2930064Y (en) Power cut-off protector for tax control electronic cash register
CN202058240U (en) Measuring instrument and charging device thereof
CN202103415U (en) Synthetic protective circuit for card port of prepayment intelligent electric energy meter IC (Integrated Circuit) card
CN213520545U (en) Novel USB slave device
CN218974905U (en) Touch screen communication switching circuit
CN109783436A (en) A kind of system on chip
CN104076891A (en) Multifunctional pin circuit device
CN202995893U (en) Six-digit nixie tube active display IC card intelligent electric meter
CN215376313U (en) Industrial computer mainboard with safety encryption function
CN112114617B (en) Device and method for realizing Feiteng ARM CPU Clear CMOS

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant