CN209265134U - Array substrate and touch-control display panel - Google Patents
Array substrate and touch-control display panel Download PDFInfo
- Publication number
- CN209265134U CN209265134U CN201821640055.9U CN201821640055U CN209265134U CN 209265134 U CN209265134 U CN 209265134U CN 201821640055 U CN201821640055 U CN 201821640055U CN 209265134 U CN209265134 U CN 209265134U
- Authority
- CN
- China
- Prior art keywords
- pixel electrode
- color blocking
- touch
- slit
- array substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Abstract
The utility model discloses a kind of array substrate and a kind of touch-control display panel.The touch-control display panel includes a pixel electrode layer, is arranged on a conductor layer.The pixel electrode layer includes one first pixel electrode, one second pixel electrode and the third pixel electrode being set in sequence, first pixel electrode, second pixel electrode and the third pixel electrode are respectively provided at least one first slit, at least one second slit and an at least third slit, and the width summation of at least one first slit is greater than the width summation of an at least third slit.
Description
Technical field
The utility model relates to a kind of array substrate and touch-control display panel, and box can be improved in particular to one kind
Described in a kind of array substrate and use of the transmitance of interior embedded touch wide viewing angle (in cell TP-FFS) liquid crystal display
The touch-control display panel of array substrate.
Background technique
Touch function is embedded in inside liquid crystal display, i.e., embedded touch wide viewing angle (in cell TP-FFS) in box
Liquid crystal display has the advantages that integrated level is high, lightening.
In cell TP-FFS is public electrode to be multiplexed with induction electrode, in public electrode in FFS liquid crystal display
Lower section additionally manufactures touch-control conducting wire.One layer of metal that touch-control conducting wire just, below public electrode can be manufactured additionally on the data line
The shortcomings that conductor layer, this method is to need to increase together to twice optical cover process, is unfavorable for cost reduction.Therefore, existing another
A kind of outer in cell touch-control structure that is, in data line manufacturing process, while manufacturing touch-control conducting wire in the parallel side of data line,
It also will be just that touch-control conducting wire is arranged between RG sub-pixel, touch-control conducting wire is also parallel with data line.However, data line is led with touch-control
Line is arranged in parallel to occupy broader occlusion area, and the subsequent color membrane substrates being disposed there above are also required to broader black matrix"
This region is blocked, so that the aperture opening ratio of RGB sub-pixel declines, transmitance also declines therewith.
Therefore, it is necessary to a kind of array substrate and touch-control display panel are provided, to solve the problems of prior art.
Utility model content
In view of this, touch-control conducting wire two sides will be equipped with the main purpose of the utility model is to provide a kind of array substrate
Sub-pixel pixel electrode, carry out line width, the adjustment that spacing, the interval ITO are reduced or increased, touch-control display panel can be promoted
Transmitance, and then reduce power consumption.
The another object of the utility model is to provide a kind of touch-control display panel, includes above-mentioned array substrate, liquid crystal layer
And color membrane substrates, wherein the distance between color blocking layer of color membrane substrates difference, using above-mentioned array substrate, due to phase
It is blocked with black color blocking away from being between farther away two color blockings, therefore biggish two color blockings of distance can will respectively corresponded each other
Interval between pixel electrode with larger slit width, or the electrode and black color blocking of the larger width of setting is set, is changed
The liquid crystal efficiency of kind sub-pixel, to promote the transmitance of display panel.
For the foregoing purpose for reaching the utility model, an embodiment of the present invention provides a kind of array substrate, feature
Be: the array substrate includes: a substrate；And one array architecture layer, it is arranged on the substrate, wherein the array junctions
Structure layer includes: a conductor layer, includes one first data line, one second data line, a third data line and a touch-control conducting wire；With
And a pixel electrode layer, it is arranged on the conductor layer, includes one first pixel electrode, one second pixel electrode being set in sequence
And a third pixel electrode, first pixel electrode, second pixel electrode and third pixel electrode difference
With at least one first slit, at least one second slit and an at least third slit；The wherein touch-control conducting wire and described
Two data lines are arranged between first data line and the third data line, the touch-control conducting wire and first data line
Between a first distance be greater than a second distance between the touch-control conducting wire and second data line；First pixel
The first interval corresponded between the touch-control conducting wire and first data line above the conductor layer, institute is arranged in electrode
The width summation for stating at least one first slit is greater than the width summation of an at least third slit.
In an embodiment of the utility model, second pixel electrode, which is arranged above the conductor layer, corresponds to institute
The second interval between touch-control conducting wire and the third data line is stated, the width summation of at least one second slit is greater than institute
State the width summation of an at least third slit.
In an embodiment of the utility model, first pixel electrode has an at least first electrode portion, and described the
Three pixel electrodes have an at least third electrode portion, and the width summation in an at least first electrode portion is greater than described at least 1 the
The width summation of three electrode portions.
In an embodiment of the utility model, first pixel electrode has first slit, Yi Jisuo
Third pixel electrode is stated with a third slit.
In an embodiment of the utility model, the distance between first pixel electrode and second pixel electrode
More than or equal to the distance between second pixel electrode and the third pixel electrode.
In an embodiment of the utility model, there are two first slit, Yi Jisuo for the first pixel electrode tool
Third pixel electrode is stated with a third slit.
In an embodiment of the utility model, the distance between first pixel electrode and second pixel electrode
Greater than the distance between second pixel electrode and the third pixel electrode.
In an embodiment of the utility model, first pixel electrode tool is there are two first slit, and described the
There are two second slits and the third pixel electrode to have a third slit for two pixel electrodes tool.
In an embodiment of the utility model, the distance between first pixel electrode and second pixel electrode
Greater than the distance between second pixel electrode and the third pixel electrode.
Another embodiment of the utility model provides a kind of touch-control display panel, it is characterised in that: the touch-control display surface
Plate includes: array substrate as described above；One color membrane substrates；And a liquid crystal layer, it is arranged in the color membrane substrates and the battle array
Between column substrate；Wherein the color membrane substrates include: one first color blocking, correspond to first pixel electrode and are arranged；One second
Color blocking corresponds to second pixel electrode and is arranged；One third color blocking corresponds to the third pixel electrode and is arranged；And extremely
A few black color blocking, is arranged between first color blocking, second color blocking and the third color blocking；Wherein described first
The distance between color blocking and second color blocking are greater than the distance between second color blocking and the third color blocking.
In an embodiment of the utility model, first color blocking is a red color resistance, and second color blocking is one green
Color color blocking and the third color blocking are a blue color blockings.
For the above content of the utility model can be clearer and more comprehensible, preferred embodiment is cited below particularly, and cooperate institute's attached drawing
Formula is described in detail below:
Detailed description of the invention
Fig. 1 is the schematic diagram of a touch-control display panel of an embodiment of the present invention.
Fig. 2 is the schematic diagram of a touch-control display panel of another embodiment of the utility model.
Fig. 3 is the schematic diagram of a touch-control display panel of the utility model another embodiment.
Specific embodiment
The explanation of following embodiment is to can be used to the specific of implementation to illustrate the utility model with reference to additional schema
Embodiment.Furthermore the direction term that the utility model is previously mentioned, for example, above and below, top, bottom, front, rear, left and right, inside and outside, side
Face, surrounding, center, level, transverse direction, vertically, longitudinally, axial direction, radial direction, top layer or lowest level etc., be only with reference to annexed drawings
Direction.Therefore, the direction term used is to illustrate and understand the utility model, rather than to limit the utility model.
Fig. 1 is please referred to, it illustrates the schematic diagrames of a touch-control display panel 100 of an embodiment of the present invention.It is described
Touch-control display panel 100 includes array basal plate 1, a color membrane substrates 2 and a liquid crystal layer 3, and the liquid crystal layer 3 is set to institute
It states between array substrate 1 and the color membrane substrates 2.General common nematic crystal or cholesterol can be used in the liquid crystal layer 3
Liquid crystal, it is so without being limited thereto.In addition the utility model does not limit the liquid crystal type used.In addition, the utility model embodiment is only
The element and configuration related to is described, and is not intended to limit the addition of other due functional elements.
The array substrate 1 includes a substrate 10 and one array architecture layer 20.The array structure layer 20 is set to institute
It states on substrate 10, it includes a conductor layer 21 and a pixel electrode layers 22.The pixel electrode layer 22 is arranged in the conducting wire
On layer 21.
The conductor layer 21 includes one first data line 211, one second data line 212, a third data line 213 and one
Touch-control conducting wire 214.But the conductor layer 211 may include All other routes and material layer etc., be not limited in several above-mentioned data lines.
The pixel electrode layer 22 include be set in sequence one first pixel electrode 221, one second pixel electrode 222 and
One third pixel electrode 223.First pixel electrode 221 has one first slit 221a；Second pixel electrode 222
With one second slit 222a；The third pixel electrode 223 has a third slit 223a.
The touch-control conducting wire 214 and second data line 212 are arranged at first data line 211 and described the
Between three data lines 213.Preferably, it is led compared to first data line 211 and the third data line 213, the touch-control
The distance between line 214 and second data line 212 are relatively close.Preferably, the setting of touch-control conducting wire 214 is in second number
According to the left or right side of line 212, and the first distance between the touch-control conducting wire 214 and first data line 211 is greater than
A second distance between the touch-control conducting wire 214 and second data line 212.
As shown in Figure 1, first pixel electrode 221, which is arranged above the conductor layer 21, corresponds to the touch-control conducting wire
The width S 1 of a first interval between 214 and first data line 211, the first slit 221a is greater than the third
The width S 3 of slit 223a.Preferably, second pixel electrode 222, which is arranged above the conductor layer 21, corresponds to the touching
A second interval between conduct line 214 and the third data line 213, at least width S 2 of one second slit 222a
Greater than at least width S 3 of a third slit 223a.Preferably, first pixel electrode 221 and the second pixel electricity
The distance between pole 222 W1 is greater than or equal to the distance between second pixel electrode 222 and described third pixel electrode 223
W2。
In the present embodiment, there are two first electrode portion 221b, the second pixel electricity for the tool of the first pixel electrode 221
There are two second electrode portion 222b and the third pixel electrode 223 tool there are two third electrode portion 223b for the tool of pole 222.Institute
The width L1 for stating first electrode portion 221b is equal to the width L3 of the third electrode portion 223b, the width of the second electrode portion 222b
Spend the width L1 that L2 is equal to the first electrode portion 221b.That is, the width summation of two first electrode portion 221b
2 × L1 is equal to 2 × L3 of width summation of the third electrode portion 223b, the width summation 2 of two second electrode portion 222b
× L2 can also be equal to 2 × L3 of width summation of the third electrode portion 223b.
Furthermore the color membrane substrates 2 include one first color blocking 23, corresponds to first pixel electrode 221 and be arranged；One
Second color blocking 24 corresponds to second pixel electrode 222 and is arranged；One third color blocking 25 corresponds to the third pixel electrode
223 settings；And one first black color blocking 261 and one second black color blocking 262, setting is in first color blocking 23, described the
Between two color blockings 24 and the third color blocking 25；One third black color blocking 263 setting the third color blocking 25 with it is next
Between color blocking (not being painted).
The distance between first color blocking 23 and second color blocking 24 are greater than second color blocking 24 and the third
The distance between color blocking 25, therefore, in order to block the distance between a color blocking 23 and described second color blocking 24, described first
The width of black color blocking 261 will be greater than the width of the second black color blocking 262.
Preferably, first color blocking 23 is a red color resistance, and second color blocking 24 is a green color blocking, the third
Color blocking 25 is a blue color blocking.In the present embodiment, 261 left side of the first black color blocking and first pixel electrode 221
Between have a spacing d1 be greater than 0 micron and the right side of the first black color blocking 261 and second pixel electrode 222 it
Between also have the spacing d1.It is similar, have between 262 left side of the second black color blocking and second pixel electrode 222
Having between a spacing d2 and 262 right side of the second black color blocking and the third pixel electrode 223 also has the spacing
d2；There is a spacing d3 between 263 left side of third black color blocking and the third pixel electrode 223.Preferably, work as d1=
When d2=d3, the liquid crystal efficiency in region corresponding to first pixel electrode 221 or second pixel electrode 222 is big
Liquid crystal efficiency in the region corresponding to the third pixel electrode 223.Preferably, as d1 < d2=d3, while W1 is greater than
Or it is equal to W2, the liquid crystal efficiency in region corresponding to first pixel electrode 221 or second pixel electrode 222 is greater than
Liquid crystal efficiency in region corresponding to the third pixel electrode 223.In the present embodiment, it can not consider the first color blocking
23, the influence of the second color blocking 24 and third color blocking 25 to liquid crystal efficiency only considers the first pixel electrode 221, the second pixel electricity
One of pole 222 or both has higher transmitance compared with third pixel electrode 223, that is, does not include the sub- picture of color blocking
Plain transmitance, to characterize the liquid crystal efficiency of display panel.
Referring to figure 2., it illustrates the schematic diagrames of a touch-control display panel 100 of another embodiment of the utility model.It removes
Following differences, the setting of remaining element is same as the previously described embodiments, therefore in addition do not repeat.
In the present embodiment, the width L1 of the first electrode portion 221b is greater than the width of the third electrode portion 223b
The width L2 of L3, the second electrode portion 222b are equal to the width L1 of the first electrode portion 221b.That is, two institutes
2 × the L1 of width summation for stating first electrode portion 221b is greater than 2 × L3 of width summation of the third electrode portion 223b, described in two
2 × L2 of width summation of second electrode portion 222b can also be greater than 2 × L3 of width summation of the third electrode portion 223b.It is preferred that
, the distance between first pixel electrode 221 and second pixel electrode 222 W1 are greater than or equal to second pixel
The distance between electrode 222 and the third pixel electrode 223 W2.
In the present embodiment, first pixel electrode 221 is close to the side of second pixel electrode 222 and described the
Between one black color blocking 261 there is a spacing d1 to be greater than 0 micron.
Referring to figure 3., it illustrates the schematic diagrames of a touch-control display panel 100 of the utility model another embodiment.It removes
Following differences, the setting of remaining element is same as the previously described embodiments, therefore in addition do not repeat.
As shown in figure 3, first pixel electrode 221, which is arranged above the conductor layer 21, corresponds to the touch-control conducting wire
The width S 1 of a first interval between 214 and first data line 211, the first slit 221a is less than the third
The width S 3 of slit 223a.Preferably, second pixel electrode 222, which is arranged above the conductor layer 21, corresponds to the touching
A second interval between conduct line 214 and the third data line 213.Preferably, first pixel electrode 221 and institute
It states the distance between the second pixel electrode 222 W1 and is greater than or equal to second pixel electrode 222 and the third pixel electrode
The distance between 223 W2.
In the present embodiment, there are three first electrode portion 221b, the second pixel electricity for the tool of the first pixel electrode 221
There are three second electrode portion 222b and the third pixel electrode 223 tool there are two third electrode portion 223b for the tool of pole 222.Institute
The width L1 for stating first electrode portion 221b is less than the width L3 of the third electrode portion 223b, the width of the second electrode portion 222b
Spend the width L1 that L2 is equal to the first electrode portion 221b.Preferably, the width summation 3 of three first electrode portion 221b
× L1 is greater than or equal to 2 × L3 of width summation of the third electrode portion 223b.Preferably, three second electrode portions
3 × L2 of width summation of 222b is greater than or equal to 2 × L3 of width summation of the third electrode portion 223b.
In the present embodiment, there are two the first slit 221a and the thirds for the tool of the first pixel electrode 221
Pixel electrode 223 has a third slit 223a.2 × S1 of width summation of two the first slit 221a is greater than
The width of one third slit S3.Although not being painted, if the third pixel electrode 223 also has, there are two the thirds
Slit 223a, then 2 × S1 of width summation of two the first slit 221a is still greater than the width of two third slit S3
2 × S3 of summation.
In the present embodiment, the distance between first pixel electrode 221 and second pixel electrode 222 W1 are greater than
Or it is equal to the distance between second pixel electrode 222 and the third pixel electrode 223 W2.Preferably, described first is black
Between 261 left side of color color blocking and first pixel electrode 221 there is a spacing d1 to be greater than 0 micron and first black
Also there is the spacing d1 between 261 right side of color blocking and second pixel electrode 222.It is similar, the second black color blocking
There is a spacing d2 and 262 right side of the second black color blocking and institute between 262 left sides and second pixel electrode 222
Stating also has the spacing d2 between third pixel electrode 223；263 left side of third black color blocking and the third pixel electricity
There is a spacing d3 between pole 223.Preferably, as d1=d2=d3, first pixel electrode 221 or second pixel
Liquid crystal efficiency in region corresponding to electrode 222 is greater than the liquid crystal effect in region corresponding to the third pixel electrode 223
Rate.Preferably, as d1 < d2=d3, while W1 is greater than or equal to W2, first pixel electrode 221 or second pixel
Liquid crystal efficiency in region corresponding to electrode 222 is greater than the liquid crystal effect in region corresponding to the third pixel electrode 223
Rate.
The utility model is described by above-mentioned related embodiment, however above-described embodiment is only to implement the utility model
Example.It must be noted that, it has been disclosed that embodiment be not limiting as the scope of the utility model.On the contrary, being contained in right
The modification of the spirit and scope of claim and impartial setting are included in the scope of the utility model.
Claims (11)
1. a kind of array substrate, it is characterised in that: the array substrate includes:
One substrate；And
One array architecture layer is arranged on the substrate, wherein the array structure layer includes:
One conductor layer includes one first data line, one second data line, a third data line and a touch-control conducting wire；And
One pixel electrode layer is arranged on the conductor layer, includes one first pixel electrode, the one second pixel electricity being set in sequence
Pole and a third pixel electrode, first pixel electrode, second pixel electrode and the third pixel electrode point
It Ju You not at least one first slit, at least one second slit and an at least third slit；
Wherein the touch-control conducting wire and second data line are arranged between first data line and the third data line,
A first distance between the touch-control conducting wire and first data line is greater than the touch-control conducting wire and second data line
Between a second distance；And
Wherein first pixel electrode, which is arranged above the conductor layer, corresponds to the touch-control conducting wire and first data
A first interval between line, the width that the width summation of at least one first slit is greater than an at least third slit are total
With.
2. array substrate as described in claim 1, it is characterised in that: second pixel electrode is arranged on the conductor layer
Side corresponds to the second interval between the touch-control conducting wire and the third data line, the width of at least one second slit
Summation is greater than the width summation of an at least third slit.
3. array substrate as described in claim 1, it is characterised in that: first pixel electrode has an at least first electrode
Portion, the third pixel electrode have an at least third electrode portion, and the width summation in an at least first electrode portion is greater than institute
State the width summation of an at least third electrode portion.
4. array substrate as described in claim 1, it is characterised in that: first pixel electrode have one it is described first narrow
Seam and the third pixel electrode have a third slit.
5. array substrate as claimed in claim 4, it is characterised in that: first pixel electrode and second pixel electrode
The distance between be greater than or equal to the distance between second pixel electrode and the third pixel electrode.
6. array substrate as described in claim 1, it is characterised in that: the first pixel electrode tool is narrow there are two described first
Seam and the third pixel electrode have a third slit.
7. array substrate as claimed in claim 6, it is characterised in that: first pixel electrode and second pixel electrode
The distance between be greater than the distance between second pixel electrode and the third pixel electrode.
8. array substrate as described in claim 1, it is characterised in that: the first pixel electrode tool is narrow there are two described first
Seam, there are two second slits and the third pixel electrode to have a third for the second pixel electrode tool
Slit.
9. array substrate as claimed in claim 8, it is characterised in that: first pixel electrode and second pixel electrode
The distance between be greater than the distance between second pixel electrode and the third pixel electrode.
10. a kind of touch-control display panel, it is characterised in that: the touch-control display panel includes:
Array substrate as described in claim 1；
One color membrane substrates；And
One liquid crystal layer is arranged between the color membrane substrates and the array substrate；
Wherein the color membrane substrates include:
One first color blocking corresponds to first pixel electrode and is arranged；
One second color blocking corresponds to second pixel electrode and is arranged；
One third color blocking corresponds to the third pixel electrode and is arranged；And
An at least black color blocking is arranged between first color blocking, second color blocking and the third color blocking；
Wherein the distance between first color blocking and second color blocking be greater than second color blocking and the third color blocking it
Between distance.
11. touch-control display panel as claimed in claim 10, it is characterised in that: first color blocking is a red color resistance, institute
State that the second color blocking is a green color blocking and the third color blocking is a blue color blocking.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201821640055.9U CN209265134U (en) | 2018-10-10 | 2018-10-10 | Array substrate and touch-control display panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201821640055.9U CN209265134U (en) | 2018-10-10 | 2018-10-10 | Array substrate and touch-control display panel |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN209265134U true CN209265134U (en) | 2019-08-16 |
Family
ID=67553534
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201821640055.9U Active CN209265134U (en) | 2018-10-10 | 2018-10-10 | Array substrate and touch-control display panel |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN209265134U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109164629A (en) * | 2018-10-10 | 2019-01-08 | 武汉华星光电技术有限公司 | Array substrate and touch-control display panel |
| CN109164629B (en) * | 2018-10-10 | 2024-05-10 | 武汉华星光电技术有限公司 | Array substrate and touch display panel |
-
2018
- 2018-10-10 CN CN201821640055.9U patent/CN209265134U/en active Active
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109164629A (en) * | 2018-10-10 | 2019-01-08 | 武汉华星光电技术有限公司 | Array substrate and touch-control display panel |
| CN109164629B (en) * | 2018-10-10 | 2024-05-10 | 武汉华星光电技术有限公司 | Array substrate and touch display panel |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102566181B (en) | Display panel | |
| CN103926729B (en) | A kind of array base palte, color membrane substrates, touch control display apparatus and its driving method | |
| CN104808407B (en) | TFT array substrate | |
| US8497967B2 (en) | Common bus design for a TFT-LCD display | |
| CN104699312B (en) | A kind of touch screen display panel and electronic equipment | |
| CN107193417A (en) | Touching display screen and display device | |
| CN107993581A (en) | A kind of display panel and display device | |
| CN103676387B (en) | A kind of array base palte and display device | |
| WO2017084396A1 (en) | Display substrate, display panel, and display apparatus | |
| CN104914630B (en) | Array substrate, display panel and display device | |
| CN104536224B (en) | Thin-film transistor array base-plate and display panel | |
| CN103941934B (en) | A kind of embedded capacitance touch display floater and embedded capacitance touch display device | |
| CN105094437A (en) | Touch display panel, driving method thereof and display device | |
| JP5643850B2 (en) | Pixel structure and electronic device thereof | |
| WO2015096265A1 (en) | Pixel structure and liquid crystal display panel having pixel structure | |
| CN103034366B (en) | A kind of display base plate preparation method and black matrix, display base plate, display device | |
| JP2010169814A (en) | Liquid crystal display device | |
| CN106292106A (en) | A kind of circuit structure of array base palte | |
| CN106444174A (en) | Pixel electrode | |
| CN107239172A (en) | A kind of array base palte, display panel and display device | |
| CN106647061B (en) | Dot structure and liquid crystal display panel | |
| CN214098977U (en) | Display panel and display device | |
| CN107422562A (en) | Active switch array base palte | |
| CN106526988B (en) | Display array substrate image element structure and its display equipment of application | |
| CN107505791A (en) | Array base palte and display panel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |