CN208739091U - A kind of voltage plate - Google Patents
A kind of voltage plate Download PDFInfo
- Publication number
- CN208739091U CN208739091U CN201821737300.8U CN201821737300U CN208739091U CN 208739091 U CN208739091 U CN 208739091U CN 201821737300 U CN201821737300 U CN 201821737300U CN 208739091 U CN208739091 U CN 208739091U
- Authority
- CN
- China
- Prior art keywords
- resistance
- amplifier
- capacitor
- signal
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Amplifiers (AREA)
Abstract
The utility model discloses a kind of voltage plates, it include: the signal input part of voltage plate and the Signal denoising circuit that signal output end lotus root connects, the Signal denoising circuit includes: first resistor, second resistance, the first amplifier, external power supply, 3rd resistor, third capacitor, the 4th capacitor, the 5th resistance, the 6th resistance, the 7th resistance, the 8th resistance, first diode, the second diode, the 9th resistance and the tenth resistance；The voltage signal for by the Signal denoising circuit voltage plate being exported is more reliable and more stable, it is suppressed that the noise signal in voltage signal, circuit structure is simple, and noise suppression effect is good；Voltage signal is amplified using in-phase proportion amplifying circuit simultaneously, and input impedance is high, is realized the equal proportion increase and decrease of voltage signal, is enhanced the amplification effect of voltage signal；Further, core circuit also adds electrostatic discharge protection circuit and voltage follower circuit, increases the excellent performance of core circuit.
Description
Technical field
The utility model belongs to technical field of data processing, and in particular to a kind of voltage plate.
Background technique
Data acquire (DAQ), refer to and adopt automatically from the analog- and digital- unit under test such as sensor and other Devices to test
Non electrical quantity or electric quantity signal, are sent in host computer and are analyzed, processing, data collecting card, i.e. realization data acquire (DAQ) function
Can computer extender card, can by USB, PXI, PCI, PCI Express, firewire (IEEE1394), PCMCIA, ISA,
The buses such as Compact Flash, 485,232, Ethernet, various wireless networks access personal computer.
One of voltage plate, that is, data collecting card can be exported with collection voltages signal and after being handled；Existing electricity
Pressing plate mostly uses sensor to be acquired, and since the voltage signal of acquisition is faint, voltage signal can be amplified to processing,
But the noise signal in voltage signal can be simultaneously amplified while amplifying voltage signal, lead to the voltage signal of acquisition not
It is reliable and stable, while the voltage signal exported is not accurate enough, therefore, the voltage signal that voltage plate acquires is carried out be except processing of making an uproar
Very it is necessary to.
Utility model content
To overcome technological deficiency of the existing technology, the utility model discloses a kind of voltage plates.
Technical solution adopted by the utility model to solve its technical problems is a kind of voltage plates, comprising: the letter of voltage plate
The Signal denoising circuit that number input terminal and signal output end lotus root connect, the Signal denoising circuit include: first resistor, the second electricity
Resistance, the first amplifier, external power supply, 3rd resistor, third capacitor, the 4th capacitor, the 5th resistance, the 6th resistance, the 7th resistance,
8th resistance, first diode, the second diode, the 9th resistance and the tenth resistance；
The signal input part connects the non-inverting input terminal of the first amplifier, the reverse phase of the first amplifier by first resistor
Input terminal is grounded by second resistance, and the power end of the first amplifier connects external power supply, and the ground terminal of the first amplifier is grounded,
The inverting input terminal of first amplifier connects output end by 3rd resistor, and the output end of the first amplifier is separately connected third electricity
The first end of the first end of appearance and the 4th capacitor, third capacitor second end connection first diode anode, external power supply with
It has been sequentially connected in series the 7th resistance and the 8th resistance between ground, the of the common end connection third capacitor of the 7th resistance and the 8th resistance
Two ends have also been sequentially connected in series the 9th resistance and the tenth resistance, the cathode connection the 9th of first diode between external power supply and ground
The common end of resistance and the tenth resistance has been sequentially connected in series the 5th resistance and the 6th resistance, the 5th resistance between external power supply and ground
The second end of the 4th capacitor is connected with the common end of the 6th resistance, the second end of the 4th capacitor is also connected with the yin of the second diode
Pole, the anode of the second diode connect the common end of the 9th resistance and the tenth resistance, at this time the public affairs of the 9th resistance and the tenth resistance
End is used as signal output end altogether.
Preferably, the common end of the 9th resistance and the tenth resistance is also connected with voltage follower circuit, voltage follow electricity
Road includes the second amplifier and eleventh resistor；The common end of 9th resistance and the tenth resistance connects the same mutually defeated of the second amplifier
Enter end, the inverting input terminal of the second amplifier connects output end by eleventh resistor, and the power end connection of the second amplifier is outer
Power supply is connect, the ground terminal ground connection of the second amplifier, the output end of the second amplifier is as signal output end at this time.
Preferably, the power end of second amplifier also passes through the 5th capacity earth.
Preferably, it is also connected between the output end and third capacitor and the common end of the 4th capacitor of first amplifier
Electrostatic discharge protection circuit, the electrostatic discharge protection circuit include PMOS tube and NMOS tube, the output end connection of first amplifier
The grid of PMOS tube and drain electrode, the source electrode of PMOS tube connect external power supply, and the source electrode of PMOS tube connects grid, the first amplifier
Output end is also connected with grid and the drain electrode of NMOS tube, the source electrode ground connection of NMOS tube, and the grid of NMOS tube connects source electrode.
Preferably, first capacitor, the grid of NMOS tube and drain electrode are also connected between the grid and drain electrode of the PMOS tube
Between be also connected with the second capacitor.
Preferably, the 4th is also connected between the output end of the first amplifier and first capacitor and the common end of the second capacitor
Resistance.
The beneficial effects of the utility model are: making the voltage signal of voltage plate output more by the Signal denoising circuit
It is reliable and stable, it is suppressed that the noise signal in voltage signal, circuit structure is simple, and noise suppression effect is good；Voltage signal uses simultaneously
In-phase proportion amplifying circuit amplifies, and input impedance is high, realizes the equal proportion increase and decrease of voltage signal, enhances voltage signal
Amplification effect；Further, core circuit also adds electrostatic discharge protection circuit and voltage follower circuit, increases core circuit
Excellent performance.
Detailed description of the invention
Fig. 1 is the circuit diagram of Signal denoising circuit described in the utility model.
Appended drawing reference: R1- first resistor, R2- second resistance, the first amplifier of A1-, VCC- external power supply, R3- third electricity
Resistance, the 4th resistance of R4-, P1-PMOS pipe, N1-NMOS pipe, C1- first capacitor, the second capacitor of C2-, C3- third capacitor, C4- the
Four capacitors, the 5th resistance of R5-, the 6th resistance of R6-, the 7th resistance of R7-, the 8th resistance of R8-, D1- first diode, D2- second
Diode, the 9th resistance of R9-, the tenth resistance of R10-, the second amplifier of A2-, R11- eleventh resistor, the 5th capacitor of C5-.
Specific embodiment
More detailed description is done to the embodiments of the present invention below in conjunction with attached drawing and appended drawing reference, makes to be familiar with ability
The technology people in domain can implement accordingly after studying this specification carefully.It should be appreciated that specific embodiment described herein is only to solve
The utility model is released, is not used to limit the utility model.
A kind of voltage plate, comprising: the Signal denoising circuit that the signal input part of voltage plate connects with signal output end lotus root, it is described
Signal denoising circuit includes: first resistor R1, second resistance R2, the first amplifier A1, external power supply VCC, 3rd resistor R3,
Three capacitor C3, the 4th capacitor C4, the 5th resistance R5, the 6th resistance R6, the 7th resistance R7, the 8th resistance R8, first diode D1,
Second diode D2, the 9th resistance R9 and the tenth resistance R10；
The signal input part passes through the non-inverting input terminal of the first amplifier of first resistor R1 connection A1, the first amplifier A1
Inverting input terminal be grounded by second resistance R2, the power end of the first amplifier A1 connects external power supply VCC, the first amplifier
The ground terminal of A1 is grounded, and the inverting input terminal of the first amplifier A1 passes through 3rd resistor R3 connection output end, the first amplifier A1
Output end be separately connected the first end of third capacitor C3 and the first end of the 4th capacitor C4, the second end connection of third capacitor C3
The anode of first diode D1 has been sequentially connected in series the 7th resistance R7 and the 8th resistance R8, the 7th electricity between external power supply VCC and ground
The second end for hindering the common end connection third capacitor C3 of R7 and the 8th resistance R8, is also sequentially connected in series between external power supply VCC and ground
There is the 9th resistance R9 and the tenth resistance R10, cathode connection the 9th resistance R9's and the tenth resistance R10 of first diode D1 is public
End, has been sequentially connected in series the 5th resistance R5 and the 6th resistance R6, the 5th resistance R5 and the 6th resistance R6 between external power supply VCC and ground
Common end connect the second end of the 4th capacitor C4, the second end of the 4th capacitor C4 is also connected with the cathode of the second diode D2, the
The anode of two diode D2 connects the common end of the 9th resistance R9 and the tenth resistance R10, at this time the 9th resistance R9 and the tenth resistance
The common end of R10 is as signal output end；
Specifically, voltage acquisition end of the signal input part for voltage plate, signal input part input voltage signal, due to
The voltage acquisition of existing voltage plate mostly uses sensor to be acquired, therefore the voltage signal of signal input part is faint, electric at this time
Pressure signal passes through to be amplified by the in-phase proportion that first resistor R1, second resistance R2, the first amplifier A1 and 3rd resistor R3 are formed
Circuit amplifies so that voltage signal be amplified to it is sufficiently large, convenient for subsequent host computer carry out voltage acquisition, improve voltage acquisition
Precision；First resistor R1 is same phase resistance, and 3rd resistor R3 is feedback resistance, and in-phase proportion amplifying circuit input voltage is logical
The in-phase end that same phase resistance is input to amplifier is crossed, output voltage feeds back the reverse side to amplifier, in-phase proportion by feedback resistance
Amplifier has the characteristics that input impedance is high, and is able to achieve the equal proportion increase and decrease of voltage；
Amplified voltage signal passes through the branch where third capacitor C3 and the 4th capacitor C4 respectively, third capacitor C3 and
4th capacitor C4 is decoupling capacitor, improves the anti-interference of circuit；The anode tap voltage of first diode D1 is the 7th resistance R7
With the 8th resistance R8 to the branch pressure voltage of external power supply VCC, the cathode voltage of the second diode D2 is the 5th resistance R5 and the 6th
To the branch pressure voltage of external power supply VCC, the anode voltage of the cathode of first diode D1 and the second diode D2 are resistance R6
Branch pressure voltage of the 9th resistance R9 and the tenth resistance R10 to external power supply VCC；
At this time, it is assumed that the voltage value of external power supply VCC is 12V, the 5th resistance R5, the 7th resistance R7 and the 9th resistance R9's
Resistance value is that the resistance value of 20 Κ Ω, the 6th resistance R6 is 3 Κ Ω, and the resistance value of the 8th resistance is 4 Κ Ω, the tenth resistance
Resistance value is 2.5 Κ Ω；Then the voltage of first diode D1 anode tap is the voltage at the 8th both ends resistance R8, first diode D1
Anode terminal voltage value is [4/(20+4)] * 12=2V, the anode terminal voltage value of first diode D1 cathode terminal and the second diode D2
It is [2.5/(2.5+20)] * 12=1.5V, the voltage value of the second diode D2 cathode terminal is [3/(3+20)] * 12=1.8V；Then
The pressure drop at the both ends first diode D1 are as follows: 2-1.5=0.5V, the pressure drop at the second both ends diode D2 are as follows: 1.8-1.5=0.3V, by
This is as it can be seen that when static, and first diode D1 and the second diode D2 are in off state because its pressure drop is respectively less than 0.6V, therefore
Only signal of the amplitude greater than 1.5+0.6=2.1V could be by first diode D1 and the second diode D2, wherein the one or two pole
D1 pipe crosses the positive half cycle of signal, and the second diode D2 crosses the negative half period of signal, and the amplitude of noise signal is small is unsatisfactory for condition, because
This noise signal is filtered, and will not be exported in the common end of the 9th resistance D9 and the tenth resistance R10；It in addition to this, can be according to reality
The noise signal amplitude size of border situation carries out suitable value to external power supply VCC and above-mentioned resistance value, to filter out not
With the noise signal of amplitude；The voltage signal for by the Signal denoising circuit voltage plate being exported is more reliable and more stable, inhibits
Noise signal in voltage signal, circuit structure is simple, noise suppression effect is good；Voltage signal is using in-phase proportion amplification electricity simultaneously
Road amplifies, and has the high feature of input impedance, realizes the equal proportion increase and decrease of voltage signal.
The common end of the 9th resistance R9 and the tenth resistance R10 is also connected with voltage follower circuit, voltage follower circuit
Including the second amplifier A2 and eleventh resistor R11；The common end of 9th resistance R9 and the tenth resistance R10 connects the second amplifier
The inverting input terminal of the non-inverting input terminal of A2, the second amplifier A2 passes through eleventh resistor R11 connection output end, the second amplifier
The power end of A2 connects external power supply VCC, and the ground terminal ground connection of the second amplifier A2, the output end of the second amplifier A2 is made at this time
For signal output end；The voltage follower circuit plays buffering, isolation, improves load capacity, guarantees from the 9th resistance R9
The signal distortion minimum of the voltage signal exported with the common end of the tenth resistance R10, eleventh resistor R11 are the second amplifier
A2 provides negative-feedback, so that signal input is equal to signal and exports, reduces the output error of the second amplifier A2.
The power end of the second amplifier A2 also passes through the 5th capacitor C5 ground connection；The 5th capacitor C5 guarantees that second puts
The voltage of big device A2 power end will not be mutated, and keep stablizing.
It is also connected between the output end and third capacitor C3 and the common end of the 4th capacitor C4 of the first amplifier A1
Electrostatic discharge protection circuit, the electrostatic discharge protection circuit include PMOS tube P1 and NMOS tube N1, the output end of the first amplifier A1
Grid and the drain electrode of PMOS tube P1 are connected, the source electrode of PMOS tube P1 connects external power supply VCC, and the source electrode of PMOS tube P1 connects grid
Pole, the output end of the first amplifier A1 are also connected with grid and the drain electrode of NMOS tube N1, the source electrode ground connection of NMOS tube N1, NMOS tube N1
Grid connect source electrode；The electrostatic discharge protection circuit is exactly to improve pressure voltage to eliminate electrostatic, when human contact's chip,
When transient voltage is more than the normal working voltage of circuit, PMOS tube P1 and NMOS tube N1 puncture simultaneously, provide for transient current logical
Road burns internal circuit from the overheat of overvoltage breakdown or excess electric current.
First capacitor C1, grid and the drain electrode of NMOS tube N1 are also connected between the grid and drain electrode of the PMOS tube P1
Between be also connected with the second capacitor C2；The first capacitor C1 and the second capacitor C2 is to puncture MOS as early as possible to improve coupling speed
Pipe.
The 4th is also connected between the output end and first capacitor C1 of first amplifier A1 and the common end of the second capacitor C2
Resistance R4；The 4th resistance R4 is current-limiting resistance, reduces current peak, enhances circuit stability.
The above content is the further descriptions made in conjunction with specific preferred embodiment to the utility model, cannot recognize
Determine specific embodiment of the present utility model to be only limited to these instructions.For the common skill of the utility model technical field
For art personnel, the other embodiments obtained in the case where not departing from the technical solution of the utility model be should be included in practical
In novel protection scope.
Claims (6)
1. a kind of voltage plate, it is characterised in that: include: the signal input part of voltage plate and the Signal denoising that signal output end lotus root connects
Circuit, the Signal denoising circuit include: first resistor, second resistance, the first amplifier, external power supply, 3rd resistor, third
Capacitor, the 4th capacitor, the 5th resistance, the 6th resistance, the 7th resistance, the 8th resistance, first diode, the second diode, the 9th
Resistance and the tenth resistance；
The signal input part connects the non-inverting input terminal of the first amplifier, the anti-phase input of the first amplifier by first resistor
End is grounded by second resistance, and the power end of the first amplifier connects external power supply, and the ground terminal of the first amplifier is grounded, and first
The inverting input terminal of amplifier connects output end by 3rd resistor, and the output end of the first amplifier is separately connected third capacitor
The first end of first end and the 4th capacitor, the anode of the second end connection first diode of third capacitor, external power supply and ground
Between be sequentially connected in series the 7th resistance and the 8th resistance, the second of the common end connection third capacitor of the 7th resistance and the 8th resistance
End has also been sequentially connected in series the 9th resistance and the tenth resistance, the 9th electricity of cathode connection of first diode between external power supply and ground
The common end of resistance and the tenth resistance, has been sequentially connected in series the 5th resistance and the 6th resistance between external power supply and ground, the 5th resistance and
The common end of 6th resistance connects the second end of the 4th capacitor, and the second end of the 4th capacitor is also connected with the cathode of the second diode,
The anode of second diode connects the common end of the 9th resistance and the tenth resistance, at this time the common end of the 9th resistance and the tenth resistance
As signal output end.
2. a kind of voltage plate as described in claim 1, it is characterised in that: the common end of the 9th resistance and the tenth resistance is also
It is connected with voltage follower circuit, voltage follower circuit includes the second amplifier and eleventh resistor；9th resistance and the tenth resistance
Common end connect the second amplifier non-inverting input terminal, the inverting input terminal of the second amplifier is connected defeated by eleventh resistor
Outlet, the power end of the second amplifier connect external power supply, and the ground terminal ground connection of the second amplifier, the second amplifier is defeated at this time
Outlet is as signal output end.
3. a kind of voltage plate as claimed in claim 2, it is characterised in that: the power end of second amplifier also passes through the 5th
Capacity earth.
4. a kind of voltage plate as described in claim 1, it is characterised in that: the output end and third capacitor of first amplifier
And the 4th capacitor common end between be also connected with electrostatic discharge protection circuit, the electrostatic discharge protection circuit includes PMOS tube and NMOS
Pipe, the grid and drain electrode, the source electrode of PMOS tube of the output end connection PMOS tube of first amplifier connect external power supply, PMOS
The source electrode of pipe connects grid, and the output end of the first amplifier is also connected with grid and the drain electrode of NMOS tube, and the source electrode of NMOS tube is grounded,
The grid of NMOS tube connects source electrode.
5. a kind of voltage plate as claimed in claim 4, it is characterised in that: be also connected between the grid and drain electrode of the PMOS tube
There is first capacitor, is also connected with the second capacitor between the grid and drain electrode of NMOS tube.
6. a kind of voltage plate as claimed in claim 4, it is characterised in that: the output end and first capacitor of the first amplifier and the
The 4th resistance is also connected between the common end of two capacitors.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201821737300.8U CN208739091U (en) | 2018-10-25 | 2018-10-25 | A kind of voltage plate |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201821737300.8U CN208739091U (en) | 2018-10-25 | 2018-10-25 | A kind of voltage plate |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN208739091U true CN208739091U (en) | 2019-04-12 |
Family
ID=66035654
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201821737300.8U Active CN208739091U (en) | 2018-10-25 | 2018-10-25 | A kind of voltage plate |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN208739091U (en) |
-
2018
- 2018-10-25 CN CN201821737300.8U patent/CN208739091U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN203849325U (en) | Alternating-current and direct-current voltage isolation differential sampling circuit | |
| CN109381185A (en) | A kind of surface myoelectric signal collection apparatus | |
| CN109946506B (en) | Zero crossing detection system | |
| CN203800802U (en) | Large current detection circuit and power source circuit | |
| CN104426491B (en) | Operational amplification circuit, active electrode and electricity physiological signal acquisition system | |
| CN206024086U (en) | Automatic volume adjusting circuit and point reading machine | |
| CN204928783U (en) | Switch control circuit | |
| CN102012475A (en) | Leakage current detection circuit of circuit | |
| CN102496909B (en) | Simple leakage protector with multi-gear adjustable protection values and action time | |
| CN208739091U (en) | A kind of voltage plate | |
| CN209627339U (en) | A kind of noise suppression circuit and the test circuit including the noise suppression circuit | |
| CN206411182U (en) | A kind of charging pile current divider current collection circuit | |
| CN109002074A (en) | Linear voltage-stabilizing circuit, method for stabilizing voltage and the electric power management circuit using it | |
| CN103762984A (en) | Non-communication type remote analog acquisition device | |
| CN201876512U (en) | Circuit leakage current detecting circuit | |
| CN210514514U (en) | Small signal acquisition circuit applied to power distribution terminal | |
| CN106411419B (en) | A kind of method that communication pulse current signal is extracted and handled | |
| CN204575732U (en) | A kind of electrokinetic cell voltage sampling circuit | |
| CN204030595U (en) | Real-time tracking harmonic compensation circuit based on waveform sampling | |
| CN209281373U (en) | Direct current biasing for human body Collection equipment eliminates circuit | |
| CN209043961U (en) | Become the direct current value collection circuit of intelligent monitoring and controlling device for photovoltaic case | |
| CN208805746U (en) | Linear voltage-stabilizing circuit and the electric power management circuit for applying it | |
| CN208589977U (en) | A kind of conditioning circuit of sensor | |
| CN203688663U (en) | Power collection system | |
| CN117713746B (en) | Piezoelectric signal conditioning circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |