CN208240356U - The memory circuit board controlled using universal serial bus - Google Patents
The memory circuit board controlled using universal serial bus Download PDFInfo
- Publication number
- CN208240356U CN208240356U CN201820922901.XU CN201820922901U CN208240356U CN 208240356 U CN208240356 U CN 208240356U CN 201820922901 U CN201820922901 U CN 201820922901U CN 208240356 U CN208240356 U CN 208240356U
- Authority
- CN
- China
- Prior art keywords
- memory
- serial bus
- led
- universal serial
- circuit board
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Control Of El Displays (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The utility model discloses a kind of memory circuit board controlled using universal serial bus, to be placed on mainboard, and includes substrate, electric wiring, golden finger, Memory Controller Hub, at least a memory chip and an at least memory light emitting diode.Electric wiring includes rambus and universal serial bus (USB), and is connected to golden finger, and memory LED is connection USB, and Memory Controller Hub is connection memory chip.Therefore, the whether peripheral device LED on memory LED or mainboard, can accurately generate the specific cresset variation of consistency, that is, synchronous variation, without will cause visual any discomfort sense under the control of central processing unit.
Description
Technical field
The utility model replaces I2C especially with general-purpose serial bus USB and passes through about a kind of memory circuit board
Memory circuit board is to control the electric function of the management of fan on its light or mainboard, temperature, humidity.
Background technique
Generally, the memory modules for configuring multiple memory chips are plugged on the memory slot of mainboard, with for centre
Reason device (CPU) carries out data access operation depending on actual needs.Memory chip with the continuous promotion of half body technique and by, DDR,
DDR2 evolves to DDR4, even DDR5, to meet the requirement in data access and transmission speed.
By taking server or personal computer as an example, it can generally be configured on mainboard multiple light emitting diodes (LED), by cresset
The variation mode of operation current with electric devices different in display system, such as power supply unit whether normal power supply, fan
Whether operate, whether network card is connected, whether universal serial bus (USB) device has connected, disc driver and CD-ROM drive whether
Into data access is carried out, even in the normal range whether temperature, humidity.
On mainboard, CPU is connection north bridge chips, then is adapted to by north bridge chips connection South Bridge chip, memory modules, display
Device, and the South Bridge chip for being responsible for peripheral device then connects disk drive interface (IDE/SATA), network card interface, audio and connects
Mouthful, usb bus and other buses, such as traditional I2C (Inter-Integrated Circuit) bus or SMBUS it is total
Line.
In general, the LED of above-mentioned mainboard is disposed on usb bus, therefore, CPU can be via north bridge chips and south bridge core
Piece, usb bus assign control instruction, to control the cresset variation of LED on usb bus.Due to the USB mode of operation of whole system
It is quite stable, mature, the application software (APP) of drive software, operating system (OS) and top layer comprising bottom, so real
In the application field of border quite extensively.
For memory modules, due to being that the memory (chip) being plugged in memory bank, and configured is attached to north bridge
To carry out data access on chip and using specific high-speed bus, and this kind of high-speed bus is the money address wire comprising multidigit
(ADDRESS), data line (DATA), input and output control line (I/O) are for data access.But, CPU can be utilized traditional
I2C bus or SMBUS bus are to detect memory chip, for example obtain model, capacity etc. information, so on memory modules
LED is usually controlled using I2C bus or SMBUS bus, rather than common usb bus.
Since usb bus and I2C bus are in the otherness of electric operation, the LED light number on memory modules can be made and hung
The LED light number of other modules on the usb bus is unable to reach synchronization, causes to have drop between each other and inconsistent, causes to use
Family visually generates sense of discomfort.
Hence it is highly desirable to which a kind of memory circuit board of innovation, is to replace I2C with universal serial bus (USB) and pass through
Memory circuit board is to control the electric function of the management of fan on its light or mainboard, temperature, humidity, thus whether memory
LED or peripheral device LED can accurately generate the specific cresset variation of consistency, that is, synchronous variation under the control of cpu,
It not will cause visual sense of discomfort, use all problems for solving above-mentioned common technology.
Utility model content
The main purpose of the utility model is to provide it is a kind of using universal serial bus control memory circuit board, to
It is placed on a mainboard, comprising:
One substrate has electric insulating quality;
One electric wiring, placement on the substrate, and include a rambus and a general-purpose serial bus USB;
One golden finger positioned at an edge part of the substrate, and is electrically connected total to the rambus and the general serial
Line;
One Memory Controller Hub, placement on the substrate, and are electrically connected to the rambus;
An at least memory chip, placement on the substrate, and are electrically connected to the Memory Controller Hub;And
An at least memory Light-emitting diode LED, is placed on the substrate, and is electrically connected to the universal serial bus;
Wherein the mainboard includes a central processor CPU, at least a memory bank, multiple peripheral devices, multiple peripheries dress
LED is set, and an at least memory bank, multiple peripheral device, multiple peripheral device LED are directly or indirectly to be electrically connected
To the CPU, which is to plug in the memory bank, which directly or indirectly controls this through the rambus
At least data access operation of a memory chip, the CPU generate cresset instruction, and indirectly or straight through the universal serial bus
It connects and is sent to an at least memory LED and multiple peripheral device LED, to show a corresponding cresset individually.
Wherein, which includes closing, all light or flashing.
Wherein, which is DDR, DDR2, DDR4 or DDR5 memory chip.
Wherein, which is power supply unit, fan, network card, USB device, disc driver, CD-ROM drive, temperature
Sensing module or humidity module.
It is readily apparent that whether memory LED or peripheral device LED, the utility model all can be smart under the control of cpu
The specific cresset variation of consistency, that is, synchronous variation are really generated, without will cause visual sense of discomfort.
Detailed description of the invention
Fig. 1 display utilizes the schematic diagram of the memory circuit board of universal serial bus control according to the utility model embodiment;
And
Example use example schematic of Fig. 2 display according to the utility model.
Description of symbols:
1- memory circuit board;10- substrate;20- electric wiring;21- rambus;22- universal serial bus (USB);30-
Golden finger;40- Memory Controller Hub;50- memory chip;60- memory light emitting diode (LED);70- central processing unit (CPU);
80- memory bank;90- peripheral device;95- peripheral device LED;MB- mainboard.
Specific embodiment
Schema and component symbol is cooperated to do more detailed description to the embodiments of the present invention below, so that being familiar with this
Item those skilled in the art can implement accordingly after studying this specification carefully.
Referring to FIG. 1, schematic diagram of the utility model embodiment using the memory circuit board of universal serial bus control.Such as
Shown in Fig. 1, the utility model embodiment includes substrate 10, electric wiring using the memory circuit board 1 of universal serial bus control
20, golden finger 30, Memory Controller Hub 40, at least a memory chip 50 and an at least memory light emitting diode (LED) 60, to
Control memory LED 60 shows specific cresset.
Specifically, substrate 10 has electric insulating quality, electric wiring 20 is disposed upon on substrate 10, and includes rambus
21 and universal serial bus (USB) 22, and golden finger 30 be positioned at a certain edge part of substrate 10, such as lower edge, and it is electrical
It is connected to rambus 21 and universal serial bus 22.In addition, Memory Controller Hub 40 is disposed upon on substrate 10, and is electrically connected
It is connected to rambus 21, and memory chip 50 is disposed upon on substrate 10, and is electrically connected to Memory Controller Hub 40.On furthermore
The memory LED 60 stated is to be placed on substrate 10, and be electrically connected to universal serial bus 22.
Please further refer to Fig. 2, the example use example schematic of the utility model is practical new this is described in detail
The feature of type and reach effect.
As shown in Fig. 2, the memory circuit board 1 of the utility model is to be arranged on mainboard MB, and mainboard MB is to include
Central processing unit (CPU) 70, at least one memory bank 80, multiple peripheral devices 90, multiple peripheral device LED 95, and this is extremely
A few memory bank 80, multiple peripheral device 90, multiple peripheral device LED 95 are direct or indirect electrical connections into
Central processor 70.For example, general central processing unit 70 can via the chipset that north bridge chips, South Bridge chip are combined into and
It is indirectly connected to memory bank 80, such as the system of personal computer, alternatively, the central processing unit 70 of some high-orders is not required to chip
Group and may be connected directly to memory bank 80, such as the system of mobile phone.
Further, the memory circuit board 1 of the utility model is the memory bank 80 that mainboard MB is plugged using golden finger 30
In, thus central processing unit 70 can directly or indirectly control memory chip 50 in memory circuit board 1 via rambus 21
Data access operation.More specifically, central processing unit 70 can produce cresset instruction, and indirect through universal serial bus 22
Or it is conveyed directly to an at least memory LED 60 and multiple peripheral device LED 95, to show corresponding lamp individually
Number, such as closing, all light or flashing.
Above-mentioned memory chip 50 can be DDR, DDR2, DDR4 or DDR5 memory chip.It, can by taking DDR4 memory chip as an example
In 288 pins (Pin) of memory bank 80, by selecting any two pin as universal serial bus 22 in multiple reservation pins
D+ data line and D- data line, such as the 205th pin RFU and the 144th pin RFU, in addition, universal serial bus 22
Power supply line can be used any VDD power pins of multiple VDD power pins in 288 pins, such as the 95th pin, and general string
Any ground connection pin VSS of multiple ground connection pin VSS in 288 pins, such as the 93rd pin can be used in the ground line of row bus 22.
Peripheral device 90 can be power supply unit, fan, network card, USB device, disc driver, CD-ROM drive, temperature sensing
Module or humidity module.
In conclusion the characteristics of the utility model, is that whether memory LED or peripheral device LED can be in the controls of CPU
The specific cresset variation accurately generated under system, especially visually shows synchronous variation, keeps mutual consistency.
As described above is only the preferred embodiment to explain the utility model, is not intended to accordingly to the utility model
Do limitation in any form, therefore it is all have make under identical spirit any modification in relation to the utility model or
Change all should include being intended to the scope of protection in the utility model.
Claims (4)
1. a kind of memory circuit board controlled using universal serial bus, which is characterized in that be placed on a mainboard, wrap
It includes:
One substrate has electric insulating quality;
One electric wiring, placement on the substrate, and include a rambus and a general-purpose serial bus USB;
One golden finger positioned at an edge part of the substrate, and is electrically connected to the rambus and the universal serial bus;
One Memory Controller Hub, placement on the substrate, and are electrically connected to the rambus;
An at least memory chip, placement on the substrate, and are electrically connected to the Memory Controller Hub;And
An at least memory Light-emitting diode LED, is placed on the substrate, and is electrically connected to the universal serial bus;
Wherein the mainboard includes a central processor CPU, an at least memory bank, multiple peripheral devices, multiple peripheral devices
LED, and an at least memory bank, multiple peripheral device, multiple peripheral device LED are direct or indirect are electrically connected extremely
The CPU, the golden finger are to plug in the memory bank, which directly or indirectly controls this extremely through the rambus
The data access operation of a few memory chip, the CPU generate cresset instruction, and through the universal serial bus and directly or indirectly
It is sent to an at least memory LED and multiple peripheral device LED, to show a corresponding cresset individually.
2. memory circuit board according to claim 1, which is characterized in that the cresset includes closing, all light or flashing.
3. memory circuit board according to claim 1, which is characterized in that the memory chip be DDR, DDR2, DDR4 or
DDR5 memory chip.
4. memory circuit board according to claim 1, which is characterized in that the peripheral device is power supply unit, fan, net
Network card, USB device, disc driver, CD-ROM drive, temperature sensing module or humidity module.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201820922901.XU CN208240356U (en) | 2018-06-14 | 2018-06-14 | The memory circuit board controlled using universal serial bus |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201820922901.XU CN208240356U (en) | 2018-06-14 | 2018-06-14 | The memory circuit board controlled using universal serial bus |
Publications (1)
Publication Number | Publication Date |
---|---|
CN208240356U true CN208240356U (en) | 2018-12-14 |
Family
ID=64576823
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201820922901.XU Expired - Fee Related CN208240356U (en) | 2018-06-14 | 2018-06-14 | The memory circuit board controlled using universal serial bus |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN208240356U (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110610728A (en) * | 2018-06-14 | 2019-12-24 | 全何科技股份有限公司 | Memory circuit board controlled by universal serial bus |
CN112020177A (en) * | 2019-05-28 | 2020-12-01 | 技嘉科技股份有限公司 | Illuminated memory device and memory module |
-
2018
- 2018-06-14 CN CN201820922901.XU patent/CN208240356U/en not_active Expired - Fee Related
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110610728A (en) * | 2018-06-14 | 2019-12-24 | 全何科技股份有限公司 | Memory circuit board controlled by universal serial bus |
CN110610728B (en) * | 2018-06-14 | 2020-11-20 | 全何科技股份有限公司 | Memory circuit board controlled by universal serial bus |
CN112020177A (en) * | 2019-05-28 | 2020-12-01 | 技嘉科技股份有限公司 | Illuminated memory device and memory module |
CN112020177B (en) * | 2019-05-28 | 2023-01-24 | 技嘉科技股份有限公司 | Illuminated memory device and memory module |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20100167557A1 (en) | Multi-function module | |
US20130163175A1 (en) | Solid state drive memory system | |
US9846756B2 (en) | Layout method for printed circuit board | |
CN103176883A (en) | Condition monitoring system of solid state disk | |
JP2012503237A (en) | Mass data storage system with nonvolatile memory module | |
US20120320538A1 (en) | Serial advanced technology attachment dimm | |
CN208240356U (en) | The memory circuit board controlled using universal serial bus | |
CN107038139A (en) | A kind of implementation method of the domestic server master board based on FT1500A | |
TW201303882A (en) | Memory | |
TW201423760A (en) | Solid state drive and motherboard for supporting the solid state drive | |
CN103593319B (en) | A kind of serial ports application process supporting hot-swappable and automatic identification outside appurtenances | |
CN103019998A (en) | Upgradeable solid hard disk capacity expanding device | |
CN110610728B (en) | Memory circuit board controlled by universal serial bus | |
US9195620B2 (en) | Computer system having capacity indication function of serial advanced technology attachment dual in-line memory module device | |
TWM568413U (en) | Memory circuit board using universal serial bus control | |
TWI675295B (en) | Memory board using universal serial bus control | |
CN207319696U (en) | A kind of low power consumption double-row In-line Memory | |
CN115858426A (en) | Hard disk interface, hard disk and electronic equipment | |
WO2019052061A1 (en) | Low-power consumption dual in-line memory, and enhanced driving method therefor | |
CN209281295U (en) | A kind of BMC support plate based on SODIMM interface | |
CN205721775U (en) | A kind of embedded computer board based on ARM Cortex-A7 kernel | |
CN2567638Y (en) | Multifunction read-write apparatus of computer | |
CN104112103A (en) | Remote management data encryption daughter card applied to blade server | |
CN100565482C (en) | Semiconductor storage based on the serial advanced technology structure interface | |
CN212873481U (en) | Board card based on loongson 2K1000 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20181214 Termination date: 20210614 |