CN207650797U - A kind of PCIE signal transmission structure - Google Patents
A kind of PCIE signal transmission structure Download PDFInfo
- Publication number
- CN207650797U CN207650797U CN201820038704.1U CN201820038704U CN207650797U CN 207650797 U CN207650797 U CN 207650797U CN 201820038704 U CN201820038704 U CN 201820038704U CN 207650797 U CN207650797 U CN 207650797U
- Authority
- CN
- China
- Prior art keywords
- pcie
- signal
- high speed
- connect
- connectors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000008054 signal transmission Effects 0.000 title claims abstract description 31
- 238000013461 design Methods 0.000 abstract description 10
- 230000005540 biological transmission Effects 0.000 abstract description 9
- 238000005516 engineering process Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 4
- 238000012937 correction Methods 0.000 description 3
- 238000000034 method Methods 0.000 description 2
- 230000000712 assembly Effects 0.000 description 1
- 238000000429 assembly Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 235000013399 edible fruits Nutrition 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
Landscapes
- Two-Way Televisions, Distribution Of Moving Picture Or The Like (AREA)
Abstract
The utility model provides a kind of PCIE signal transmission structure, and the structure includes：PCIE connectors, input terminal connect CPU by high speed signal cable and receive PCIE signal, and output end connects PCIE slots by high speed signal cable and exports PCIE signal；PCIE slots, input terminal connect PCIE connector output ends by high speed signal cable, receive the PCIE signal that PCIE connectors transmit, and output end connects NVME hard disk backboards by high speed signal cable, PCIE signal is transferred to NVME hard disk backboards.The design realizes the transmission of PCIE signal by high speed signal cable and connector, can be to avoid being interfered with each other in signals transmission the problem of, effective promotion signal transmission quality.
Description
Technical field
The utility model is related to board design field, specifically a kind of PCIE signal transmission structure.
Background technology
With the continuous renewal and development of electronic device, the integrated level of server board is higher and higher, causes on pcb board
HW High Way is more and more intensive, and when the distance between HW High Way narrows, the transmission quality of signal will have an impact.
In the design of server board, in order to improve signal quality, the repeater using Redriver as signal connects
The mode of connecing is：The PCIE of CPU meets Redriver in mainboard, and equipment is then routed on PCB.
In current design, the signal quality into pcb board is only enhanced, the interference problem of signal is still on pcb board
In the presence of.
Utility model content
To solve the above-mentioned problems, a kind of PCIE signal transmission structure is provided, is transmitted by using cable and connector
PCIE signal, can be to avoid signal interference problem present in PCB trace.
The utility model embodiment provides a kind of PCIE signal transmission structure, and the structure includes：
PCIE connectors, input terminal connect CPU by high speed signal cable and receive PCIE signal, and output end passes through height
Velocity signal line cable connects PCIE slots and exports PCIE signal；
PCIE slots, input terminal connect PCIE connector output ends by high speed signal cable, receive PCIE connectors and pass
The PCIE signal come, output end connect NVME hard disk backboards by high speed signal cable, PCIE signal are transferred to NVME hard disks
Backboard.
Further, the PCIE slots at least select X8 patterns.
Further, the PCIE connectors select OCULINK connectors.
Further, the PCIE slots, PCIE connectors are arranged on one piece of riser card.
Further, the structure further includes PCIE signal repeater, and the input terminal of the PCIE signal repeater is logical
It crosses HW High Way cable connection CPU and obtains PCIE signal, the output end of the PCIE signal repeater passes through HW High Way
The input terminal of cable connection PCIE connectors simultaneously transmits PCIE signal.
Further, the PCIE signal repeater selects Redriver chips.
Further, the PCIE slots, PCIE connectors, PCIE signal repeater are arranged at one piece of riser card
On.
Further, the structure further includes golden finger, and one end of the golden finger is connect with CPU, golden finger it is another
One end is connected with riser cards.
The effect provided in utility model content is only the effect of embodiment, rather than whole effects that utility model is all
Fruit, a technical solution in above-mentioned technical proposal has the following advantages that or advantageous effect：
1, the transmission that PCIE signal is realized by high speed signal cable and connector, can be to avoid phase in signals transmission
Mutually the problem of interference, effective promotion signal transmission quality.
2, increase PCIE signal repeater, former transmission signal, the quality of further promotion signal transmission can be enhanced.
It 3, will be on structure assembly to one piece of riser card, it is possible to reduce in the number of cables of server internal, when saving O＆M
Between, promote O＆M efficiency.
4, riser cards are connect using golden finger with CPU, cable distance can be further reduced, promotion signal transmits matter
Amount, while the grafting and maintenance of equipment can also be convenient for.
Description of the drawings
Fig. 1 is the structure principle chart of the utility model embodiment 1；
Fig. 2 is the structure principle chart of the utility model embodiment 2；
Fig. 3 is the structure principle chart of the utility model embodiment 3；
Fig. 4 is the structure principle chart of the utility model embodiment 4；
Fig. 5 is the structure principle chart of the utility model embodiment 5；
Fig. 6 is the structure principle chart of the utility model embodiment 6.
Specific implementation mode
In order to clarify the technical characteristics of the invention, below by specific implementation mode, and its attached drawing is combined, to this reality
It is described in detail with novel.Following disclosure provides many different embodiments or example is used for realizing the utility model
Different structure.In order to simplify the disclosure of the utility model, hereinafter the component of specific examples and setting are described.In addition,
The utility model can in different examples repeat reference numerals and/or letter.This repetition is to simplify and clear mesh
, the relationship between discussed various embodiments and/or setting itself is not indicated.It should be noted that illustrated in the accompanying drawings
Component is not drawn necessarily to scale.The description to known assemblies and treatment technology and process is omitted to avoid not in the utility model
Necessarily limit the utility model.
Embodiment 1
As shown in Figure 1, embodiment 1 provides a kind of PCIE signal transmission structure, the structure includes PCIE connectors
With PCIE slots.
The PCIE connectors select OCULINK connectors, input terminal to connect CPU by high speed signal cable and receive
PCIE signal, output end connect PCIE slots by high speed signal cable and export PCIE signal.
The PCIE slots, input terminal connect PCIE connector output ends by high speed signal cable, receive PCIE and connect
The PCIE signal that device transmits is connect, output end connects NVME hard disk backboards by high speed signal cable, PCIE signal is transferred to
NVME hard disk backboards.In order to meet the signal transmission demand of General Server, PCIE slots will at least select X8 or more patterns,
X16 patterns can be selected.
Embodiment 2
As shown in Fig. 2, embodiment 2 provides a kind of PCIE signal transmission structure, the structure includes PCIE connectors
With PCIE slots, the PCIE slots, PCIE connectors are arranged on one piece of riser card.
The PCIE connectors select OCULINK connectors, input terminal to connect CPU by high speed signal cable and receive
PCIE signal, output end connect PCIE slots by high speed signal cable and export PCIE signal.
The PCIE slots, input terminal connect PCIE connector output ends by high speed signal cable, receive PCIE and connect
The PCIE signal that device transmits is connect, output end connects NVME hard disk backboards by high speed signal cable, PCIE signal is transferred to
NVME hard disk backboards.In order to meet the signal transmission demand of General Server, PCIE slots will at least select X8 or more patterns,
X16 patterns can be selected.
Embodiment 3
As shown in figure 3, embodiment 3 provides a kind of PCIE signal transmission structure, the structure include PCIE connectors,
PCIE slots and golden finger, the PCIE slots, PCIE connectors are arranged on one piece of riser card.
One end of the golden finger is connect with CPU, receives PCIE signal, and the other end and the riser cards of golden finger connect, will
The PCIE signal received is output to PCIE connectors.
The PCIE connectors select OCULINK connectors, input terminal to connect golden finger by high speed signal cable
PCIE signal is received, output end connects PCIE slots by high speed signal cable and exports PCIE signal.
The PCIE slots, input terminal connect PCIE connector output ends by high speed signal cable, receive PCIE and connect
The PCIE signal that device transmits is connect, output end connects NVME hard disk backboards by high speed signal cable, PCIE signal is transferred to
NVME hard disk backboards.In order to meet the signal transmission demand of General Server, PCIE slots will at least select X8 or more patterns,
X16 patterns can be selected.
Embodiment 4
As shown in figure 4, embodiment 4 provides a kind of PCIE signal transmission structure, the structure include PCIE connectors,
PCIE slots and PCIE repeaters.
The PCIE signal repeater selects Redriver chips.Redriver can regenerate signal, in high speed
Increase signal quality on interface.The signal frequencies of high speed cause the upper available allowance of design to reduce, and increase and design durable, Gao Xing
The difficulty of energy system.Through equalization (equalization), pre-emphasis (pre-emphasis) and other technologies are used, can allow
The loss of single ReDriver adjustment and channel in correction transmission end, and restore signal integrality on the receive side.It therefore can be with
Allowance, which is generated, in receiving terminal is sufficient for the eye pattern for transmitting reliable signal, reducing signal error rate.
The input terminal of the PCIE signal repeater connects CPU by high speed signal cable and obtains PCIE signal, described
The output end of PCIE signal repeater connects the input terminal of PCIE connectors by high speed signal cable and transmits PCIE signal.
The PCIE connectors select OCULINK connectors, and input terminal connects PCIE by high speed signal cable to be believed
Number repeater receives PCIE signal, and output end, which passes through high speed signal cable and connects PCIE slots, exports PCIE signal.
The PCIE slots, input terminal connect PCIE connector output ends by high speed signal cable, receive PCIE and connect
The PCIE signal that device transmits is connect, output end connects NVME hard disk backboards by high speed signal cable, PCIE signal is transferred to
NVME hard disk backboards.In order to meet the signal transmission demand of General Server, PCIE slots will at least select X8 or more patterns,
X16 patterns can be selected.
Embodiment 5
As shown in figure 5, embodiment 5 provides a kind of PCIE signal transmission structure, the structure include PCIE connectors,
PCIE slots and PCIE repeaters, the PCIE slots, PCIE connectors, PCIE signal repeater are arranged at one piece
On riser cards.
The PCIE signal repeater selects Redriver chips.Redriver can regenerate signal, in high speed
Increase signal quality on interface.The signal frequencies of high speed cause the upper available allowance of design to reduce, and increase and design durable, Gao Xing
The difficulty of energy system.Through equalization (equalization), pre-emphasis (pre-emphasis) and other technologies are used, can allow
The loss of single ReDriver adjustment and channel in correction transmission end, and restore signal integrality on the receive side.It therefore can be with
Allowance, which is generated, in receiving terminal is sufficient for the eye pattern for transmitting reliable signal, reducing signal error rate.
The input terminal of the PCIE signal repeater connects CPU by high speed signal cable and obtains PCIE signal, described
The output end of PCIE signal repeater connects the input terminal of PCIE connectors by high speed signal cable and transmits PCIE signal.
The PCIE connectors select OCULINK connectors, and input terminal connects PCIE by high speed signal cable to be believed
Number repeater receives PCIE signal, and output end, which passes through high speed signal cable and connects PCIE slots, exports PCIE signal.
The PCIE slots, input terminal connect PCIE connector output ends by high speed signal cable, receive PCIE and connect
The PCIE signal that device transmits is connect, output end connects NVME hard disk backboards by high speed signal cable, PCIE signal is transferred to
NVME hard disk backboards.In order to meet the signal transmission demand of General Server, PCIE slots will at least select X8 or more patterns,
X16 patterns can be selected.
Embodiment 6
As shown in fig. 6, embodiment 6 provides a kind of PCIE signal transmission structure, the structure include PCIE connectors,
PCIE slots, PCIE repeaters and golden finger, the PCIE slots, PCIE connectors, PCIE signal repeater are arranged at
On one piece of riser card.
One end of the golden finger is connect with CPU, receives PCIE signal, and the other end and the riser cards of golden finger connect, will
The PCIE signal received is output to PCIE connectors.
The PCIE signal repeater selects Redriver chips.Redriver can regenerate signal, in high speed
Increase signal quality on interface.The signal frequencies of high speed cause the upper available allowance of design to reduce, and increase and design durable, Gao Xing
The difficulty of energy system.Through equalization (equalization), pre-emphasis (pre-emphasis) and other technologies are used, can allow
The loss of single ReDriver adjustment and channel in correction transmission end, and restore signal integrality on the receive side.It therefore can be with
Allowance, which is generated, in receiving terminal is sufficient for the eye pattern for transmitting reliable signal, reducing signal error rate.
The input terminal of the PCIE signal repeater connects golden finger by high speed signal cable and obtains PCIE signal, institute
The output end for stating PCIE signal repeater connects the input terminal of PCIE connectors by high speed signal cable and transmits PCIE signal.
The PCIE connectors select OCULINK connectors, and input terminal connects PCIE by high speed signal cable to be believed
Number repeater receives PCIE signal, and output end, which passes through high speed signal cable and connects PCIE slots, exports PCIE signal.
The PCIE slots, input terminal connect PCIE connector output ends by high speed signal cable, receive PCIE and connect
The PCIE signal that device transmits is connect, output end connects NVME hard disk backboards by high speed signal cable, PCIE signal is transferred to
NVME hard disk backboards.In order to meet the signal transmission demand of General Server, PCIE slots will at least select X8 or more patterns,
X16 patterns can be selected.
It should be noted that since PCIE connectors are generally X4 patterns, in practical applications, PCIE connectors
Quantity is generally 2 or more, to meet the demand of signal transmission.
Although specification and drawings and examples have been carried out detailed description to the utility model creation, ability
Field technique personnel should be appreciated that still to create the utility model and be modified or replaced equivalently；And all are not departed from
The technical solution for the spirit and scope that the utility model is created and its improvement are encompassed by the guarantor that the utility model creates patent
It protects in range.
Claims (9)
1. a kind of PCIE signal transmission structure, it is characterized in that：The structure includes：
PCIE connectors, input terminal connect CPU by high speed signal cable and receive PCIE signal, and output end is believed by high speed
Number cable connection PCIE slots export PCIE signal；
PCIE slots, input terminal connect PCIE connector output ends by high speed signal cable, receive what PCIE connectors transmitted
PCIE signal, output end connect NVME hard disk backboards by high speed signal cable, PCIE signal are transferred to NVME hard disk backboards.
2. a kind of PCIE signal transmission structure according to claim 1, it is characterized in that：The PCIE slots are at least selected
X8 patterns.
3. a kind of PCIE signal transmission structure according to claim 1, it is characterized in that：The PCIE connectors are selected
OCULINK connectors.
4. a kind of PCIE signal transmission structure according to claim 1-3 any one, it is characterized in that：The PCIE is inserted
Slot, PCIE connectors are arranged on one piece of riser card.
5. a kind of PCIE signal transmission structure according to claim 4, it is characterized in that：The structure further includes golden hand
Refer to, one end of the golden finger is connect with CPU, and the other end and the riser cards of golden finger connect.
6. a kind of PCIE signal transmission structure according to claim 1-3 any one, it is characterized in that：The structure is also
Including PCIE signal repeater, the input terminal of the PCIE signal repeater connects CPU by high speed signal cable and obtains
PCIE signal, the output end of the PCIE signal repeater connect the input terminal and biography of PCIE connectors by high speed signal cable
Defeated PCIE signal.
7. a kind of PCIE signal transmission structure according to claim 6, it is characterized in that：The PCIE signal repeater choosing
With Redriver chips.
8. a kind of PCIE signal transmission structure according to claim 6, it is characterized in that：The PCIE slots, PCIE connect
Connect device, PCIE signal repeater is arranged on one piece of riser card.
9. a kind of PCIE signal transmission structure according to claim 8, it is characterized in that：The structure further includes golden hand
Refer to, one end of the golden finger is connect with CPU, and the other end and the riser cards of golden finger connect.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201820038704.1U CN207650797U (en) | 2018-01-10 | 2018-01-10 | A kind of PCIE signal transmission structure |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201820038704.1U CN207650797U (en) | 2018-01-10 | 2018-01-10 | A kind of PCIE signal transmission structure |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN207650797U true CN207650797U (en) | 2018-07-24 |
Family
ID=62876067
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201820038704.1U Expired - Fee Related CN207650797U (en) | 2018-01-10 | 2018-01-10 | A kind of PCIE signal transmission structure |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN207650797U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109271177A (en) * | 2018-08-21 | 2019-01-25 | 郑州云海信息技术有限公司 | A kind of method and system of automatic load PCIE Switch products configuration parameter |
| CN109933554A (en) * | 2019-03-20 | 2019-06-25 | 浪潮商用机器有限公司 | A kind of NVMe hard disk expansion apparatus based on GPU server |
-
2018
- 2018-01-10 CN CN201820038704.1U patent/CN207650797U/en not_active Expired - Fee Related
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109271177A (en) * | 2018-08-21 | 2019-01-25 | 郑州云海信息技术有限公司 | A kind of method and system of automatic load PCIE Switch products configuration parameter |
| CN109933554A (en) * | 2019-03-20 | 2019-06-25 | 浪潮商用机器有限公司 | A kind of NVMe hard disk expansion apparatus based on GPU server |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN207650797U (en) | A kind of PCIE signal transmission structure | |
| US20090052903A1 (en) | System and method for expanding PCIe compliant signals over a fiber optic medium with no latency | |
| US9893756B1 (en) | Methods and apparatus to improve SNR for signaling across multi-channel cables | |
| KR20120011430A (en) | Usb connector for wireless communication device | |
| CN105703840A (en) | Method for quickly selecting pre-emphasis parameter of high-speed serdes | |
| CN115296965A (en) | Method, system and device for reducing delay and achieving timer balance configuration | |
| CN203616749U (en) | Device for realizing high-speed board level communication | |
| CN201654774U (en) | Data transmission equipment based on USB2.0 | |
| CN106443086B (en) | Test substrate | |
| US8331431B2 (en) | Signal transmission apparatus and method of controlling the apparatus | |
| US9966705B2 (en) | Cable implementing active connector for modulating differential signals by PAM configuration | |
| CN117441294A (en) | Network for reducing crosstalk using asymmetric uplink and downlink baud rates | |
| CN208314763U (en) | A kind of Retimer board for being transmitted outside PCIe signal chassis | |
| US8797067B1 (en) | Detection of signals for transmission | |
| US8665933B2 (en) | Data transmitting and receiving method and device for communication and system thereof | |
| CN205566305U (en) | High -speed code error tester | |
| CN101667991A (en) | Method and device for setting pre-emphasis and/or equalization parameters | |
| US6944691B1 (en) | Architecture that converts a half-duplex bus to a full-duplex bus while keeping the bandwidth of the bus constant | |
| US20040268271A1 (en) | High data rate differential signal line design for uniform characteristic impedance for high performance integrated circuit packages | |
| CN101662432B (en) | Method, system and device for transmission | |
| CN211628236U (en) | Bandwidth configuration device of PCIE Slimline connector | |
| CN111131087B (en) | Transmission system and signal transmission method for Ethernet physical layer signal | |
| CN103765799A (en) | Electrical idle state handling method and peripheral component interconnect express equipment | |
| CN106681952A (en) | Backboard and signal transmission method and system | |
| TW201414103A (en) | High-speed data transmission interface circuit and design method of the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20180724 Termination date: 20190110 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |