CN207321113U - Variable slope sawtooth wave generating circuit and flyback, SEPIC and Buck-Boost power factor correcting converters - Google Patents
Variable slope sawtooth wave generating circuit and flyback, SEPIC and Buck-Boost power factor correcting converters Download PDFInfo
- Publication number
- CN207321113U CN207321113U CN201721142455.2U CN201721142455U CN207321113U CN 207321113 U CN207321113 U CN 207321113U CN 201721142455 U CN201721142455 U CN 201721142455U CN 207321113 U CN207321113 U CN 207321113U
- Authority
- CN
- China
- Prior art keywords
- circuit
- output terminal
- switch
- terminal
- flop
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn - After Issue
Links
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
Abstract
This application discloses a kind of variable slope sawtooth wave generating circuit and flyback power factor correction converter, SEPIC power factor correcting converters and Buck Boost power factor correcting converters, connected including the first end of voltage source cathode and second switch, the control terminal of second switch is connected with the Q ends of rest-set flip-flop, the first end of the second end of second switch, the input terminal of low-pass filter and first switch is connected with each other, the control terminal of first switch and rest-set flip-flopEnd is connected, the output terminal of low-pass filter is connected with the voltage controling end cathode of voltage controlled current source, voltage controlled current source output terminal, one end of capacitance, the positive input of the first end of the 3rd switch and comparator are connected with each other, the control terminal and rest-set flip-flop of the 3rd switchEnd is connected, remaining port ground connection.Sawtooth waveforms slope is controlled by the ON time of critical continuous conduction mode power factor correcting converter main switch and turn-off time in the application, has been modulated PWM ripples, has been improved power factor correcting converter power factor.
Description
Technical field
Power electronics field is the utility model is related to, more particularly to a kind of variable slope sawtooth wave generating circuit and flyback
Power factor correcting converter, SEPIC power factor correcting converters and Buck-Boost power factor correcting converters.
Background technology
In recent years, Power Electronic Technique develops rapidly, as field of power electronics important component power technology by
Gradually become the hot spot of application and research.Switching Power Supply is with its is efficient, power density is high and establishes it in field of power supplies
Dominant position, but when it accesses power grid by rectifier, can there are a fatal weakness：Power factor is relatively low (to be typically only
0.45~0.75), and substantial amounts of current harmonics and reactive power can be produced in power grid and pollute power grid.Suppress Switching Power Supply production
The method of raw harmonic wave mainly has two kinds：First, passive means, i.e., humorous to bypass or eliminate using passive filtering or active filter circuit
Ripple；Second, active method, that is, design high performance power factor correction converter of new generation, it is sine wave that it, which has input current, humorous
Ripple content is low and the features such as power factor is high, i.e., with power factor emendation function.The weight of active power factor correction research
Point, the mainly research of circuit of power factor correction topology and the research of power factor correction control circuit.Traditional active work(
Rate factor correcting circuit generally uses Boost- Boost topologies, this is because Boost has, control is easy, driving is simple and work(
Rate factor can be close to 1, but Boost power factor correcting converters have the shortcomings that output voltage is high.And Buck- is depressured
During topological realization PFC, due to when the input voltage is lower than the output voltage, not transmitting energy, input current 0, intermodulation distortion is tight
Weight.And flyback, Buck-Boost and SEPIC converters can transmit energy in whole power frequency period, power factor and total
Harmonic distortion is better than Buck converters, and can not only realize boosting but also can realize decompression, therefore flyback, Buck-
Boost and SEPIC power factor correcting converters are also paid close attention to by numerous scholars and engineer.Flyback, Buck-Boost and SEPIC
Power factor correcting converter is usually using intermittent conductive pattern and critical continuous conduction mode.Intermittent conductive pattern flyback power factor
Correcting converter peak point current is very big, increases the conduction loss of main switch and influences transducer effciency.It is and traditional critical
Continuous mode flyback, Buck-Boost and SEPIC power factor correcting converters, although efficiency is higher than discontinuous mode, not
Unity power factor can be obtained, power factor and total harmonic distortion are all poorer than discontinuous mode converter.
Utility model content
In view of this, the purpose of this utility model is to provide a kind of variable slope sawtooth wave generating circuit and flyback power because
Number correcting converter, SEPIC power factor correcting converters and Buck-Boost power factor correcting converters, improve critical flow
The power factor of Discontinuous Conduction mode flyback, Buck-Boost and SEPIC power factor correcting converters, realizes unity power factor, changes
Kind input current waveform, reduces its total harmonic distortion.Its concrete scheme is as follows：
A kind of variable slope sawtooth wave generating circuit, including：Voltage source, first switch, second switch, third switch, low pass
Wave filter, voltage controlled current source and capacitance；Wherein, the voltage source cathode is connected with the first end of the second switch, institute
The Q ends for stating the control terminal of second switch and the rest-set flip-flop of power factor correcting converter are connected, and the second of the second switch
The first end at end, the input terminal of the low-pass filter and the first switch is connected with each other, the control terminal of the first switch
It is connected with the Q ends of the rest-set flip-flop, the output terminal of the low-pass filter and the voltage of the voltage controlled current source control
Rectify and be extremely connected, the voltage controlled current source output terminal, one end of the capacitance, the first end and power of the 3rd switch
The positive input of the comparator of factor correction converter is connected with each other, the control terminal of the 3rd switch and the rest-set flip-flop
Q ends be connected, the anode of the voltage source, the second end of the first switch, the 3rd end of the low-pass filter, the electricity
Altogether, the voltage controling end anode of the voltage controlled current source is grounded the second end of the other end of appearance and the 3rd switch.
Optionally, the low-pass filter includes the resistance and capacitance of series connection, and described resistance one end is as the low pass filtered
Output terminal of the common port of the input terminal of ripple device, the resistance and the capacitance as the low-pass filter, the capacitance
The other end is grounded as the 3rd end of the low-pass filter.
The invention also discloses a kind of flyback power factor correction converter, include the flyback converter of interconnection
And control circuit, wherein, the control circuit includes foregoing disclosed variable slope sawtooth wave generating circuit.
Optionally, the control circuit includes the variable slope sawtooth wave generating circuit, error amplifying circuit, optocoupler, ratio
Compared with device, rest-set flip-flop, drive circuit, divider resistance and zero cross detection circuit；Wherein, the input terminal of the error amplifying circuit with
The divider resistance is connected, the load end of the divider resistance flyback converter in parallel, the base of the error amplifying circuit
Quasi- voltage end ground connection, the output terminal of the error amplifying circuit are connected with the first end of the optocoupler, the second end of the optocoupler
It is connected with the first output terminal of the flyback converter, the negative input phase of the output terminal of the optocoupler and the comparator
Even, the positive input of the comparator is connected with the output terminal of the variable slope sawtooth wave generating circuit, the comparator
Output terminal is connected with the R ends of the rest-set flip-flop, the Q ends of the rest-set flip-flop, the of the variable slope sawtooth wave generating circuit
The input terminal of two input terminals and the drive circuit is connected with each other, S ends and the zero cross detection circuit of the rest-set flip-flop
Output terminal is connected, the Q ends of the rest-set flip-flop first input end and the 3rd with the variable slope sawtooth wave generating circuit respectively
Input terminal is connected, and the output terminal of the drive circuit is connected with the control terminal of the main switch of the flyback converter, the mistake
The input terminal of zero detection circuit is connected with the output terminal of the auxiliary winding of the transformer of the flyback converter.
Optionally, the error amplifying circuit includes loop compensation circuit, error amplifier and reference power supply；Wherein, institute
State negative input and output terminal that loop compensation circuit is connected in parallel on the error amplifier, the error amplifier it is positive defeated
Enter end with the cathode of the reference power supply to be connected, the reference voltage of the anode of the reference power supply as the error amplifying circuit
End ground connection, the output terminal of the positive input of the error amplifier as the error amplifying circuit, the error amplifier
Input terminal of the negative input as the error amplifying circuit.
A kind of SEPIC the invention also discloses SEPIC power factor correcting converters, including interconnection becomes
Parallel operation and control circuit, wherein, the control circuit includes foregoing disclosed variable slope sawtooth wave generating circuit.
Optionally, the control circuit includes the variable slope sawtooth wave generating circuit, PWM generation circuits, error amplification
Circuit, divider resistance and drive circuit；Wherein, the divider resistance is connected in parallel on the load end of the SEPIC converters, described
The input terminal of error amplifying circuit is connected with the divider resistance, the reference voltage terminal ground connection of the error amplifying circuit, described
The output terminal of error amplifying circuit is connected with the negative input of the PWM generation circuits, the PWM generation circuits it is positive defeated
Enter end with the output terminal of the variable slope sawtooth wave generating circuit to be connected, the first output terminal of the PWM generation circuits, the drive
The input terminal of dynamic circuit and the second input terminal of the variable slope sawtooth wave generating circuit are connected with each other, the PWM generation circuits
The second output terminal be connected respectively with the first input end of the variable slope sawtooth wave generating circuit and the 3rd input terminal, it is described
3rd input terminal of PWM generation circuits is connected with the output terminal of the auxiliary winding of the coupling inductance of the SEPIC converters, described
The output terminal of drive circuit is connected with the control terminal of the main switch of the SEPIC converters.
Optionally, the PWM generation circuits include rest-set flip-flop, comparator and zero cross detection circuit；Wherein, the comparison
The output terminal of device is connected with the R ends of the rest-set flip-flop, the S ends of the rest-set flip-flop and the output of the zero cross detection circuit
End is connected, and the input terminal of the zero cross detection circuit is born as the 3rd input terminal of PWM generation circuits, the comparator
Negative input to input terminal as the PWM generation circuits, the Q ends of the rest-set flip-flop are as the PWM generation circuits
The first output terminal, the second output terminal of the Q ends of the rest-set flip-flop as the PWM generation circuits.
The invention also discloses a kind of Buck-Boost power factor correcting converters, including interconnection
One Buck-Boost converter body and control circuit, wherein, the control circuit includes foregoing disclosed variable slope sawtooth waveforms and produces electricity
Road.
Optionally, the control circuit includes the variable slope sawtooth wave generating circuit, error amplifying circuit, optocoupler, ratio
Compared with device, rest-set flip-flop, drive circuit, divider resistance and zero cross detection circuit；Wherein, the input terminal of the error amplifying circuit with
The divider resistance is connected, the load end of the divider resistance One Buck-Boost converter body in parallel, the error amplification electricity
The reference voltage terminal ground connection on road, the output terminal of the error amplifying circuit are connected with the first end of the optocoupler, the optocoupler
Second end is connected with the first output terminal of the One Buck-Boost converter body, the output terminal of the optocoupler and the comparator
Negative input is connected, and the positive input of the comparator is connected with the output terminal of the variable slope sawtooth wave generating circuit,
The output terminal of the comparator is connected with the R ends of the rest-set flip-flop, the Q ends of the rest-set flip-flop, the variable slope sawtooth waveforms
Second input terminal of generation circuit is connected with each other with the input terminal of the drive circuit, S ends and the mistake of the rest-set flip-flop
The output terminal of zero detection circuit is connected, the Q ends of the rest-set flip-flop respectively with the variable slope sawtooth wave generating circuit first
Input terminal and the 3rd input terminal are connected, the output terminal of the drive circuit and the main switch of the One Buck-Boost converter body
Control terminal is connected, the input terminal of the zero cross detection circuit and the output terminal phase of the auxiliary winding of the One Buck-Boost converter body
Even.
In the utility model, variable slope sawtooth wave generating circuit, including：Voltage source, first switch, second switch, the 3rd
Switch, low-pass filter, voltage controlled current source and capacitance；Wherein, the first end of voltage source cathode and second switch connects, the
The control terminal of two switches is connected with the Q ends of rest-set flip-flop, and the second end of second switch, the input terminal of low-pass filter and first open
The first end of pass is connected with each other, and the control terminal of first switch is connected with the Q ends of rest-set flip-flop, output terminal and the electricity of low-pass filter
Voltage-controlled current source cathode is connected, voltage controlled current source output terminal, one end of capacitance, the first end and comparator of the 3rd switch
Positive input be connected with each other, the 3rd switch control terminal be connected with the Q ends of rest-set flip-flop, the anode of voltage source, first open
Altogether, voltage controls electric current to the second end that the second end of pass, the 3rd end of low-pass filter, the other end of capacitance and the 3rd switch
Source first end ground connection, voltage controlled current source second end ground connection.
First switch S in the utility model in variable slope sawtooth wave generating circuit1, second switch S2With the 3rd switch S3
Controlled by rest-set flip-flop, so that passing through voltage source V in variable slope sawtooth wave generating circuit1, first switch S1, second open
Close S2, low-pass filter and voltage controlled current source, make voltage controlled current source output voltage iVCCSEqual to iVCCS=K*V1*Ton
(t)/TS(t), then by the 3rd switch and capacitance, so that the saw wave modulator PWM of variable slope sawtooth wave generating circuit output
The ON time of ripple, and then change power factor, the input current of power factor correcting converter is more nearly ideal sinusoidal
Ripple, reduces total harmonic distortion of the input current of flyback converter.
Brief description of the drawings
In order to illustrate the embodiment of the utility model or the technical proposal in the existing technology more clearly, below will be to embodiment
Or attached drawing needed to be used in the description of the prior art is briefly described, it should be apparent that, drawings in the following description are only
It is the embodiment of the utility model, for those of ordinary skill in the art, without creative efforts, also
Other attached drawings can be obtained according to the attached drawing of offer.
Fig. 1 is a kind of variable slope sawtooth wave generating circuit structure diagram disclosed in the utility model embodiment；
Fig. 2 is a kind of flyback power factor correction transformer configuration schematic diagram disclosed in the utility model embodiment；
A kind of Fig. 3 flyback power factor correction converters disclosed in the utility model embodiment emulate schematic diagram；
Fig. 4 is a kind of SEPIC power factor correcting converters structure diagram disclosed in the utility model embodiment；
A kind of Fig. 5 SEPIC power factor correcting converters disclosed in the utility model embodiment emulate schematic diagram；
Fig. 6 is a kind of Buck-Boost power factor correcting converters structural representation disclosed in the utility model embodiment
Figure.
Embodiment
The following is a combination of the drawings in the embodiments of the present utility model, and the technical scheme in the embodiment of the utility model is carried out
Clearly and completely describe, it is clear that the described embodiments are only a part of the embodiments of the utility model, rather than whole
Embodiment.Based on the embodiment in the utility model, those of ordinary skill in the art are without making creative work
All other embodiments obtained, shall fall within the protection scope of the present invention.
The utility model embodiment discloses a kind of variable slope sawtooth wave generating circuit, shown in Figure 1, the circuit bag
Include：Voltage source V1, first switch S2, second switch S3, the 3rd switch S4, low-pass filter 11,12 and of voltage controlled current source
Capacitance C3；Wherein, voltage source V1Cathode and second switch S3First end connection, second switch S3Control terminal and power factor
The Q ends of correcting converter rest-set flip-flop are connected, second switch S3Second end, the input terminal and first switch of low-pass filter 11
S2First end be connected with each other, first switch S2Control terminal be connected with the Q ends of rest-set flip-flop, the output terminal of low-pass filter 11
It is connected with the voltage controling end cathode of voltage controlled current source 12,12 output terminal of voltage controlled current source, capacitance C3One end and
3rd switch S4First end and power factor correcting converter comparator positive input be connected with each other, the 3rd switch S4's
Control terminal is connected with the Q ends of rest-set flip-flop, voltage source V1Anode, first switch S2Second end, the 3rd of low-pass filter 11 the
End, capacitance C3The other end and the 3rd switch S4Second end altogether, the voltage controling end anode of voltage controlled current source 12 connects
Ground.
Wherein, low-pass filter 11 includes the resistance R of series connection3With capacitance C4, resistance R3One end is as low-pass filter 11
Input terminal, resistance R3With capacitance C4Output terminal of the common port as low-pass filter 11, capacitance C4The other end as low pass filtered
The 3rd end ground connection of ripple device 11.
Specifically, the operation principle of variable slope sawtooth wave generating circuit is the resistance R of low-pass filter 113And low-pass filtering
The capacitance C of device 114Switching frequency is filtered out, by voltage source V1, first switch S2, second switch S3, low-pass filter 11 and voltage
After controlling 12 circuit of current source, 12 output voltage i of voltage controlled current source is obtainedVCCSEqual to iVCCS=K*V1*Ton(t)/TS
(t), wherein K is 12 output voltage i of voltage controlled current sourceVCCSControl coefrficient, Ton(t) it is the main switch of flyback converter
ON time, TS(t) for flyback converter main switch switch periods, therefore variable slope sawtooth wave generating circuit export
Sawtooth waveforms vSawThe ON time of slope main switch pipe and the control of switch periods；The negative input connection of comparator
Primary side error signal, each switch periods start time, variable slope sawtooth wave generating circuit output minimum voltage, variable slope sawtooth
(the increased slope of sawtooth waveforms is by rest-set flip-flop Q ends as main switch ON time is linearly increasing for wave generation circuit output signal
Duty cycle control), when variable slope sawtooth wave generating circuit output signal be more than error amplifier error signal when, compare
Device exports high level, controls the Q ends of rest-set flip-flop to export low level, Q ends output high level, so as to control the master of flyback converter
Switching tube turns off；The input signal of zero cross detection circuit be auxiliary winding output voltage, the output signal of zero cross detection circuit
The set end S ends of rest-set flip-flop are connected to, when flyback converter main switch turns off, the output voltage of auxiliary winding is high electricity
Flat, when flyback transformer secondary side diode current over-zero, the output voltage of auxiliary winding can be changed into low level from high level, electricity
Stream zero cross detection circuit detect transformer auxiliary winding output voltage from high level be changed into low level when, make rest-set flip-flop
Set end S ends output high level, control rest-set flip-flop Q ends output high level, Q ends output low level, so as to control flyback to become
The main switch conducting of parallel operation, makes flyback converter always work in critical continuous conduction mode, sets the compensation electricity of error amplifier
Road makes the cutoff frequency of whole loop be much smaller than power frequency, controls the output signal of error amplifier to be maintained in half of power frequency period
It is constant.
As it can be seen that the first switch S in the utility model embodiment in variable slope sawtooth wave generating circuit2, second switch S3With
3rd switch S4Controlled by rest-set flip-flop, so that passing through voltage source V in variable slope sawtooth wave generating circuit1, first switch
S2, second switch S3, low-pass filter 11 and voltage controlled current source 12, make 12 output voltage i of voltage controlled current sourceVCCSDeng
In iVCCS=K*V1*Ton(t)/TS(t), then by the 3rd switch S4With capacitance C3, so that variable slope sawtooth wave generating circuit is defeated
The ON time of the saw wave modulator PWM ripples gone out, and then change power factor, make the input electricity of power factor correcting converter
Stream is more nearly ideal sine wave, reduces total harmonic distortion of the input current of converter.
The utility model embodiment also discloses a kind of flyback power factor correction converter, shown in Figure 2, including phase
The main circuit main circuit 21 and control circuit 22 to connect, control circuit 22 include the variable slope sawtooth disclosed in previous embodiment
Wave generation circuit 221.Concrete structure on the variable slope sawtooth wave generating circuit 221 may refer to public in previous embodiment
The corresponding contents opened, are no longer repeated herein.
Specifically, control circuit 22 can specifically include variable slope sawtooth wave generating circuit 221, error amplifying circuit 222,
Optocoupler 223, comparator CMP, rest-set flip-flop 224, drive circuit 225, divider resistance 226 and zero cross detection circuit 227；Wherein,
The input terminal of error amplifying circuit 222 is connected with divider resistance 226, the load end of the main circuit 21 in parallel of divider resistance 226, by mistake
The reference voltage terminal ground connection of poor amplifying circuit 222, the output terminal of error amplifying circuit 222 are connected with the first end of optocoupler 223, light
The second end of coupling 223 is connected with the first output terminal of main circuit 21, and the negative sense of the output terminal and comparator CMP of optocoupler 223 is defeated
Enter end to be connected, the positive input of comparator CMP is connected with the output terminal of variable slope sawtooth wave generating circuit 221, comparator
The output terminal of CMP is connected with the R ends of rest-set flip-flop 224, the Q ends of rest-set flip-flop 224, variable slope sawtooth wave generating circuit 221
The input terminal of second input terminal and drive circuit 225 is connected with each other, S ends and the zero cross detection circuit 227 of rest-set flip-flop 224
Output terminal is connected, and the Q ends of rest-set flip-flop 224 are defeated with the first input end of variable slope sawtooth wave generating circuit 221 and the 3rd respectively
Enter end to be connected, the output terminal of drive circuit 225 is connected with the control terminal of the main switch S1 of main circuit 21, zero cross detection circuit
227 input terminal is connected with the output terminal of the auxiliary winding NA of main circuit 21.
Wherein, the output terminal of variable slope sawtooth wave generating circuit 221, i.e. the 3rd in variable slope sawtooth wave generating circuit 221
Switch S4First end, the first input end of variable slope sawtooth wave generating circuit 221, i.e. variable slope sawtooth wave generating circuit 221
Middle first switch S2Control terminal, the second input terminal of variable slope sawtooth wave generating circuit 221, i.e. variable slope sawtooth waveforms produce
Second switch S in circuit 2213Control terminal, the 3rd input terminal of variable slope sawtooth wave generating circuit 221, i.e. variable slope sawtooth
3rd switch S in wave generation circuit 2214Control terminal.
Wherein, error amplifying circuit 222 includes loop compensation circuit 2221, error amplifier EA and reference power supply V2；Its
In, loop compensation circuit 2221 is connected in parallel on the negative input and output terminal of error amplifier EA, the forward direction of error amplifier EA
Input terminal and reference power supply V2Cathode be connected, reference power supply V2Anode as error amplifying circuit 222 reference voltage terminate
Ground, the output terminal of the positive input of error amplifier EA as error amplifying circuit 222, the negative sense input of error amplifier EA
Hold the input terminal as error amplifying circuit 222.
Wherein, divider resistance 226 includes first resistor R1With second resistance R2, first resistor R1With second resistance R2Series connection,
First resistor R1With second resistance R2It is connected in parallel on the load end of main circuit 21, second resistance R2One end ground connection, first resistor R1
One end be connected with the output voltage output terminal of main circuit 21, first resistor R1With second resistance R2Common port and error amplify
The input terminal of circuit 222 is connected.
Specifically, the course of work of flyback power factor correction converter includes：The first resistor R of divider resistance 2261With
The second resistance R of divider resistance 2262The output voltage V of partial pressure samplingFBThe negative input of error originated from input amplifier EA, error
Voltage V on the basis of the positive input of amplifier EAref, the output voltage V of samplingFBWith reference voltage VrefCompare and produce error
The output signal v of amplifier EAe, optocoupler 223 is by the error signal v of secondaryePrimary side is delivered to, generates primary side error signal
vComp, the resistance R of low-pass filter 22113With the capacitance C of low-pass filter 22114Switching frequency is filtered out, by voltage source V1、
First switch S2, second switch S3, after 2212 circuit of low-pass filter 2211 and voltage controlled current source, obtain voltage control electricity
2212 output current i of stream sourceVCCSEqual to iVCCS=K*V1*Ton(t)/TS(t), wherein K exports for voltage controlled current source 2212
Electric current iVCCSControl coefrficient, Ton(t) it is the main switch S of main circuit 211ON time, TS(t) opened for the master of main circuit 21
Close pipe S1Switch periods, therefore variable slope sawtooth wave generating circuit 221 export sawtooth waveforms vSawSlope main switch pipe S1
ON time and switch periods control；The negative input connection primary side error signal of comparator CMP, each switch periods
Start time, variable slope sawtooth wave generating circuit 221 export minimum voltage, and variable slope sawtooth wave generating circuit 221 exports signal
With main switch S1ON time is linearly increasing, and (the increased slope of sawtooth waveforms is controlled by the duty cycle at the Q ends of rest-set flip-flop 224
System), when variable slope sawtooth wave generating circuit 221, which exports signal, is more than the error signal of error amplifier EA, comparator CMP is defeated
Go out high level, the Q ends output low level of control rest-set flip-flop 224, Q ends output high level, so as to control the master of main circuit 21 to open
Close pipe S1Shut-off；The input signal of zero cross detection circuit 227 is the auxiliary winding N of transformerAThe output voltage of output terminal output,
The output of zero cross detection circuit 227 is signally attached to the set end S ends of rest-set flip-flop 224, as 21 main switch S of main circuit1Close
When disconnected, auxiliary winding NAFor high level, when flyback transformer secondary side diode current over-zero, auxiliary winding NACan be from high level
It is changed into low level, current over-zero detection circuit 227 detects the auxiliary winding N of transformerAWhen being changed into low level from high level, make
The set end S ends output high level of rest-set flip-flop 224, the Q ends output high level of control rest-set flip-flop 224, Q ends export low electricity
It is flat, so as to control the main switch S of main circuit 211Conducting, makes main circuit 21 always work in critical continuous conduction mode, sets error
The compensation circuit of amplifier EA makes the cutoff frequency of whole loop be much smaller than power frequency, and the output signal of control error amplifier EA exists
Remain unchanged in half of power frequency period.
Wherein, the flyback power factor correction converter in the utility model embodiment controls critical continuous mode mould for voltage-mode
Formula flyback power factor correction converter.
As it can be seen that the control circuit 22 of the flyback power factor correction converter in the utility model embodiment includes foregoing reality
The variable slope sawtooth wave generating circuit 221 disclosed in example is applied, so that the ON time of modulation (PWM) ripple, and then change power factor,
The input current of main circuit 21 is more nearly ideal sine wave, reduce total harmonic distortion of the input current of main circuit 21, ginseng
As shown in Figure 3.
The utility model embodiment also discloses a kind of SEPIC power factor correcting converters, joins as shown in Figure 4, including
The main circuit 31 and control circuit 32 of interconnection, control circuit 32 include the variable slope sawtooth waveforms production disclosed in previous embodiment
Raw circuit 321.Concrete structure on the variable slope sawtooth wave generating circuit 321 may refer to the phase disclosed in previous embodiment
Content is answered, is no longer repeated herein.
Specifically, control circuit 32 includes variable slope sawtooth wave generating circuit 321, PWM generation circuits 322, error amplification
Circuit 323, divider resistance 324 and drive circuit 325；Wherein, divider resistance 324 is connected in parallel on the load end of main circuit 31, error
The input terminal of amplifying circuit 323 is connected with divider resistance 324, the reference voltage terminal ground connection of error amplifying circuit 323, error amplification
The output terminal of circuit 323 is connected with the negative input of PWM generation circuits 322, the positive input of PWM generation circuits 322 with
The output terminal of variable slope sawtooth wave generating circuit 321 is connected, the first output terminal of PWM generation circuits 322, drive circuit 325
Second input terminal of input terminal and variable slope sawtooth wave generating circuit 321 is connected with each other, the second output of PWM generation circuits 322
End is connected with the first input end of variable slope sawtooth wave generating circuit 321 and the 3rd input terminal respectively, PWM generation circuits 322
The coupling inductance L of 3rd input terminal and main circuit 311The output terminal of auxiliary winding be connected, the output terminal of drive circuit 325 with
The main switch S of main circuit 311Control terminal be connected.
Wherein, the output terminal of variable slope sawtooth wave generating circuit 321, i.e. the 3rd in variable slope sawtooth wave generating circuit 321
Switch S4First end, the first input end of variable slope sawtooth wave generating circuit 321, i.e. variable slope sawtooth wave generating circuit 321
Middle first switch S2Control terminal, the second input terminal of variable slope sawtooth wave generating circuit 321, i.e. variable slope sawtooth waveforms produce
Second switch S in circuit 3213Control terminal, the 3rd input terminal of variable slope sawtooth wave generating circuit 321, i.e. variable slope sawtooth
3rd switch S in wave generation circuit 3214Control terminal.
Wherein, error amplifying circuit 323 includes loop compensation circuit 3231, error amplifier EA and reference power supply V2；Its
In, loop compensation circuit 3231 is connected in parallel on the negative input and output terminal of error amplifier EA, the forward direction of error amplifier EA
Input terminal and reference power supply V2Cathode be connected, reference power supply V2Anode as error amplifying circuit 323 reference voltage terminate
Ground, the output terminal of the positive input of error amplifier EA as error amplifying circuit 323, the negative sense input of error amplifier EA
Hold the input terminal as error amplifying circuit 323.
Wherein, PWM generation circuits 322 include rest-set flip-flop 3221, comparator CMP and zero cross detection circuit 3222；Wherein,
The output terminal of comparator CMP is connected with the R ends of rest-set flip-flop 3221, S ends and the zero cross detection circuit 3222 of rest-set flip-flop 3221
Output terminal be connected, the input terminal of zero cross detection circuit 3222 is as the 3rd input terminal of PWM generation circuits 322, comparator CMP
Negative input of the negative input as PWM generation circuits 322, the Q ends of rest-set flip-flop 3221 are as PWM generation circuits
322 the first output terminal, the second output terminal of the Q ends of rest-set flip-flop 3221 as PWM generation circuits 322.
Specifically, the SEPIC power factor correcting converter courses of work include：The negative input of error amplifier EA connects
The first resistor R of contracture piezoresistance 3241With the second resistance R of divider resistance 3242The output electricity of the main circuit 31 of partial pressure sampling
Press, voltage v on the basis of the positive input of error amplifier EARef, the output signal of sampling produces mistake compared with reference voltage
The error amplification signal v of poor amplifier EAComp, wherein, the resistance R of low-pass filter 32113With the capacitance of low-pass filter 3211
C4Filter out switching frequency, first switch S2With the 3rd switch S4Control terminal be connected with 3221 output terminal Q ends of rest-set flip-flop, second
Switch S3Control terminal be connected with 3221 output terminal Q ends of rest-set flip-flop, by voltage source V1, first switch S2, second switch S3、
After 3212 circuit of low-pass filter 3211 and voltage controlled current source, 3212 output voltage i of voltage controlled current source is obtainedVCCSDeng
In iVCCS=K*V1*Ton/TS, wherein K is 3212 output voltage i of voltage controlled current sourceVCCSControl coefrficient, TonFor main circuit
31 main switch S1ON time, TSFor the main switch S of main circuit 311Switch periods, therefore variable slope sawtooth waveforms produce
The sawtooth waveforms v that raw circuit 321 exportsSawSlope main switch pipe S1ON time and switch periods control；Comparator
The error amplification signal v of the negative input connection error amplifier EA of CMPComp, the positive input reception of comparator CMP
The sawtooth waveforms that variable slope sawtooth wave generating circuit 321 provides, the output terminal of comparator CMP are connected to the reset of rest-set flip-flop 3221
R ends, each switch periods start time are held, variable slope sawtooth wave generating circuit 321 exports minimum voltage, the production of variable slope sawtooth waveforms
Raw circuit 321 exports signal with main switch S1ON time is linearly increasing, and (the increased slope of sawtooth waveforms is by rest-set flip-flop
The control of the duty cycle at 3221 output terminal Q ends), it is more than error amplifier when variable slope sawtooth wave generating circuit 321 exports signal
The error amplification signal v of EACompDuring signal, comparator CMP output high level, the output of 3221 output terminal Q ends of control rest-set flip-flop
Low level, Q ends output high level, so as to control the main switch S of main circuit 311Shut-off；The input of zero cross detection circuit 3222
Signal is the coupling inductance L of main circuit 311Auxiliary winding output voltage vZCD, the output signal of zero cross detection circuit 3222
The set end S ends of rest-set flip-flop 3221 are connected to, as 31 main switch S of main circuit1During shut-off, coupling inductance L1Auxiliary winding
Output voltage vZCDFor high level, when SEPIC transformer fly-wheel diode current over-zeros, coupling inductance L1Auxiliary winding
Output voltage vZCDIt can be changed into low level from high level, current over-zero detection circuit 3222 detects coupling inductance L1Auxiliary
The output voltage v of windingZCDWhen being changed into low level from high level, the set end S ends of rest-set flip-flop 3221 are made to export high level, control
3221 output terminal Q of rest-set flip-flop processed exports high level, Q output low levels, so as to control the main switch S of main circuit 311Conducting,
Main circuit 31 is set to always work in critical continuous conduction mode；The loop compensation circuit 3231 of setting error amplifier EA makes whole loop
Cutoff frequency be much smaller than power frequency (general 10~20Hz), the error amplification signal v of control error amplifier EACompAt half
Remain unchanged in power frequency period.
Wherein, the SEPIC power factor correcting converters in the utility model embodiment control critical continuous mode for voltage-mode
Mode S EPIC power factor correcting converters.
As it can be seen that the control circuit 32 of SEPIC power factor correcting converters includes foregoing reality in the utility model embodiment
The variable slope sawtooth wave generating circuit 321 disclosed in example is applied, so that the ON time of modulation (PWM) ripple, and then change power factor,
The input current of main circuit 31 is more nearly ideal sine wave, reduce total harmonic distortion of the input current of main circuit 31, ginseng
As shown in Figure 5.
It is shown in Figure 6 the invention also discloses a kind of Buck-Boost power factor correcting converters, including phase
The main circuit 41 and control circuit 42 to connect, wherein, control circuit 42 includes variable slope sawtooth waveforms disclosed in previous embodiment
Generation circuit 421.
Wherein, control circuit 42 includes variable slope sawtooth wave generating circuit 421, error amplifying circuit 422, optocoupler 423, ratio
Compared with device CMP, rest-set flip-flop 424, drive circuit 425, divider resistance 426 and zero cross detection circuit 427；Wherein, error amplification electricity
The input terminal on road 422 is connected with divider resistance 426, the load end of the main circuit 41 in parallel of divider resistance 426, error amplifying circuit
422 reference voltage terminal ground connection, the output terminal of error amplifying circuit 422 is connected with the first end of optocoupler 423, and the of optocoupler 423
Two ends are connected with the first output terminal of main circuit 41, and the output terminal of optocoupler 423 is connected with the negative input of comparator CMP, than
Positive input compared with device CMP is connected with the output terminal of variable slope sawtooth wave generating circuit 421, the output terminal of comparator CMP with
The R ends of rest-set flip-flop 424 are connected, and the Q ends of rest-set flip-flop 424, the second input terminal of variable slope sawtooth wave generating circuit 421 are with driving
The input terminal of dynamic circuit 425 is connected with each other, and the S ends of rest-set flip-flop 424 are connected with the output terminal of zero cross detection circuit 427, and RS is touched
The Q ends of hair device 424 are connected with the first input end of variable slope sawtooth wave generating circuit 421 and the 3rd input terminal respectively, driving electricity
The output terminal on road 425 and the main switch S of main circuit 411Control terminal be connected, the input terminal of zero cross detection circuit 427 and master
The coupling inductance L of circuit 411The output terminal of auxiliary winding be connected.
Wherein, the output terminal of variable slope sawtooth wave generating circuit 421, i.e. the 3rd in variable slope sawtooth wave generating circuit 421
Switch S4First end, the first input end of variable slope sawtooth wave generating circuit 421, i.e. variable slope sawtooth wave generating circuit 421
Middle first switch S2Control terminal, the second input terminal of variable slope sawtooth wave generating circuit 421, i.e. variable slope sawtooth waveforms produce
Second switch S in circuit 4213Control terminal, the 3rd input terminal of variable slope sawtooth wave generating circuit 421, i.e. variable slope sawtooth
3rd switch S in wave generation circuit 4214Control terminal.
Wherein, error amplifying circuit 422 includes loop compensation circuit 4221, error amplifier EA and reference power supply V2；Its
In, loop compensation circuit 4221 is connected in parallel on the negative input and output terminal of error amplifier EA, the forward direction of error amplifier EA
Input terminal and reference power supply V2Cathode be connected, reference power supply V2Anode as error amplifying circuit 422 reference voltage terminate
Ground, the output terminal of the positive input of error amplifier EA as error amplifying circuit 422, the negative sense input of error amplifier EA
Hold the input terminal as error amplifying circuit 422.
Wherein, divider resistance 426 includes first resistor R1With second resistance R2, first resistor R1With second resistance R2Series connection,
First resistor R1With second resistance R2It is connected in parallel on the load end of main circuit 21, first resistor R1One end ground connection, second resistance R2
One end be connected with the output voltage output terminal of main circuit 21, first resistor R1With second resistance R2Common port and error amplify
The input terminal of circuit 422 is connected.
Specifically, the course of work of Buck-Boost power factor correcting converters includes：The first of divider resistance 426
Resistance R1With the second resistance R of divider resistance 4262The output voltage V of partial pressure samplingFBThe negative sense input of error originated from input amplifier EA
Hold, voltage V on the basis of the positive input of error amplifier EAref, the output voltage V of samplingFBWith reference voltage VrefCompare
Produce the output signal v of error amplifier EAe, optocoupler 423 is by the output signal v of error amplifier EAeIt is transferred to comparator
CMP, generation error signal vComp, the resistance R of low-pass filter 42113With the capacitance C of low-pass filter 42114Filter out switch frequency
Rate, by voltage source V1, first switch S2, second switch S3, 4212 circuit of low-pass filter 4211 and voltage controlled current source
Afterwards, 4212 output voltage i of voltage controlled current source is obtainedVCCSEqual to iVCCS=K*V1*Ton(t)/TS(t), wherein K is voltage control
4212 output voltage i of current source processedVCCSControl coefrficient, Ton(t) it is the main switch S of main circuit 411ON time, TS(t)
For the main switch S of main circuit 411Switch periods, therefore variable slope sawtooth wave generating circuit 421 export sawtooth waveforms vSaw's
Slope main switch pipe S1ON time and switch periods control；The negative input connection optocoupler 423 of comparator CMP
Output terminal, each switch periods start time, variable slope sawtooth wave generating circuit 421 export minimum voltage, variable slope sawtooth waveforms
Generation circuit 421 exports signal with main switch S1ON time is linearly increasing, and (the increased slope of sawtooth waveforms is by RS triggers
The control of the duty cycle at 424 Q ends), when variable slope sawtooth wave generating circuit 421 exports mistake of the signal more than error amplifier EA
During difference signal, comparator CMP output high level, the Q ends output low level of control rest-set flip-flop 424,End output high level,
So as to control the main switch S of main circuit 411Shut-off；The input signal of zero cross detection circuit 427 is coupling inductance L1Auxiliary around
The output voltage of group output terminal output, the output of zero cross detection circuit 427 are signally attached to the set end S ends of rest-set flip-flop 424,
As the main switch S of main circuit 411During shut-off, coupling inductance L1Auxiliary winding be high level, when Buck-Boost transformers
During secondary side diode current over-zero, coupling inductance L1Auxiliary winding can be changed into low level from high level, current over-zero detection electricity
Road 427 detects coupling inductance L1Auxiliary winding from high level be changed into low level when, make the set end S ends of rest-set flip-flop 424
High level is exported, the Q ends of control rest-set flip-flop 424 export high level,End output low level, so as to control the master of main circuit 41
Switching tube S1Conducting, makes main circuit 41 always work in critical continuous conduction mode, the loop compensation circuit of setting error amplifier EA
4221 make the cutoff frequency of whole loop be much smaller than power frequency, and the output signal of control error amplifier EA is in half of power frequency period
Remain unchanged.
Wherein, the Buck-Boost power factor correcting converters in the utility model embodiment control critical for voltage-mode
Continuous mode Buck-Boost power factor correcting converters.
As it can be seen that the control circuit 42 of the Buck-Boost power factor correcting converters in the utility model embodiment includes
Variable slope sawtooth wave generating circuit 421 disclosed in previous embodiment, so that the ON time of modulation (PWM) ripple, and then change work(
Rate factor, makes the input current of main circuit 41 be more nearly ideal sine wave, reduces total harmonic wave of the input current of main circuit 41
Distortion.
Finally, it is to be noted that, herein, relational terms such as first and second and the like be used merely to by
One entity or operation are distinguished with another entity or operation, without necessarily requiring or implying these entities or operation
Between there are any actual relationship or order.Moreover, term " comprising ", "comprising" or its any other variant meaning
Covering non-exclusive inclusion, so that process, method, article or equipment including a series of elements not only include that
A little key elements, but also including other elements that are not explicitly listed, or further include for this process, method, article or
The intrinsic key element of equipment.In the absence of more restrictions, the key element limited by sentence "including a ...", is not arranged
Except also there are other identical element in the process, method, article or apparatus that includes the element.
Professional further appreciates that, with reference to each exemplary unit of the embodiments described herein description
And algorithm steps, can be realized with electronic hardware, computer software or the combination of the two, in order to clearly demonstrate hardware and
The interchangeability of software, generally describes each exemplary composition and step according to function in the above description.These
Function is performed with hardware or software mode actually, application-specific and design constraint depending on technical solution.Specialty
Technical staff can realize described function to each specific application using distinct methods, but this realization should not
Think to exceed the scope of the utility model.
A kind of variable slope sawtooth wave generating circuit provided by the utility model and flyback power factor correction are become above
Parallel operation, SEPIC power factor correcting converters and Buck-Boost power factor correcting converters are described in detail, herein
In apply specific case the principle and embodiment of the utility model be set forth, the explanation of above example is simply used
Understand the method and its core concept of the utility model in help；Meanwhile for those of ordinary skill in the art, according to this reality
With new thought, there will be changes in specific embodiments and applications, in conclusion this specification content is not
It is interpreted as the limitation to the utility model.
Claims (10)
- A kind of 1. variable slope sawtooth wave generating circuit, it is characterised in that including：Voltage source, first switch, second switch, the 3rd Switch, low-pass filter, voltage controlled current source and capacitance；Wherein, the voltage source cathode and the first of the second switch End connection, the control terminal of the second switch are connected with the Q ends of the rest-set flip-flop of power factor correcting converter, and described second opens The first end of the second end of pass, the input terminal of the low-pass filter and the first switch is connected with each other, the first switch Control terminal and the rest-set flip-flopEnd is connected, the output terminal of the low-pass filter and the voltage controlled current source Voltage controling end cathode is connected, the voltage controlled current source output terminal, one end of the capacitance, the first of the 3rd switch End and power factor correcting converter comparator positive input be connected with each other, it is described 3rd switch control terminal with it is described Rest-set flip-flopEnd is connected, the anode of the voltage source, the second end of the first switch, the 3rd of the low-pass filter the End, the capacitance the other end and it is described 3rd switch second end altogether, the voltage controling end of the voltage controlled current source Anode is grounded.
- 2. variable slope sawtooth wave generating circuit according to claim 1, it is characterised in that the low-pass filter includes string The public affairs of the resistance and capacitance of connection, input terminal of the described resistance one end as the low-pass filter, the resistance and the capacitance Output terminal of the end as the low-pass filter altogether, the other end of the capacitance are terminated as the 3rd of the low-pass filter Ground.
- 3. a kind of flyback power factor correction converter, it is characterised in that flyback converter and control electricity including interconnection Road, wherein, the control circuit includes variable slope sawtooth wave generating circuit as claimed in claim 1 or 2.
- 4. flyback power factor correction converter according to claim 3, it is characterised in that the control circuit includes institute State variable slope sawtooth wave generating circuit, error amplifying circuit, optocoupler, comparator, rest-set flip-flop, drive circuit, divider resistance and Zero cross detection circuit；Wherein, the input terminal of the error amplifying circuit is connected with the divider resistance, and the divider resistance is in parallel The load end of the flyback converter, the error amplifying circuit reference voltage terminal ground connection, the error amplifying circuit it is defeated Outlet is connected with the first end of the optocoupler, and the second end of the optocoupler is connected with the first output terminal of the flyback converter, The output terminal of the optocoupler is connected with the negative input of the comparator, and the positive input of the comparator becomes oblique with described The output terminal of rate sawtooth wave generating circuit is connected, and the output terminal of the comparator is connected with the R ends of the rest-set flip-flop, the RS The Q ends of trigger, the second input terminal of the variable slope sawtooth wave generating circuit and the input terminal of the drive circuit mutually interconnect Connect, the S ends of the rest-set flip-flop are connected with the output terminal of the zero cross detection circuit, the rest-set flip-flopEnd respectively with institute The first input end and the 3rd input terminal for stating variable slope sawtooth wave generating circuit are connected, the output terminal of the drive circuit with it is described The control terminal of the main switch of flyback converter is connected, the change of the input terminal of the zero cross detection circuit and the flyback converter The output terminal of the auxiliary winding of depressor is connected.
- 5. flyback power factor correction converter according to claim 4, it is characterised in that the error amplifying circuit bag Include loop compensation circuit, error amplifier and reference power supply；Wherein, the loop compensation circuit is connected in parallel on the error amplifier Negative input and output terminal, the positive input of the error amplifier is connected with the cathode of the reference power supply, described The anode of reference power supply is grounded as the reference voltage terminal of the error amplifying circuit, the positive input of the error amplifier As the output terminal of the error amplifying circuit, the negative input of the error amplifier is as the error amplifying circuit Input terminal.
- 6. a kind of SEPIC power factor correcting converters, it is characterised in that SEPIC converters and control including interconnection Circuit, wherein, the control circuit includes variable slope sawtooth wave generating circuit as claimed in claim 1 or 2.
- 7. SEPIC power factor correcting converters according to claim 6, it is characterised in that the control circuit includes The variable slope sawtooth wave generating circuit, PWM generation circuits, error amplifying circuit, divider resistance and drive circuit；Wherein, institute State the load end that divider resistance is connected in parallel on the SEPIC converters, the input terminal of the error amplifying circuit and partial pressure electricity Resistance is connected, and the reference voltage terminal ground connection of the error amplifying circuit, the output terminal of the error amplifying circuit is produced with the PWM The negative input of circuit is connected, the positive input of the PWM generation circuits and the variable slope sawtooth wave generating circuit Output terminal is connected, the first output terminal of the PWM generation circuits, the input terminal of the drive circuit and the variable slope sawtooth waveforms Second input terminal of generation circuit is connected with each other, the second output terminal of the PWM generation circuits respectively with the variable slope sawtooth The first input end of wave generation circuit and the 3rd input terminal are connected, the 3rd input terminal and the SEPIC of the PWM generation circuits The output terminal of the auxiliary winding of the coupling inductance of converter is connected, the output terminal of the drive circuit and the SEPIC converters The control terminal of main switch be connected.
- 8. SEPIC power factor correcting converters according to claim 7, it is characterised in that the PWM generation circuits bag Include rest-set flip-flop, comparator and zero cross detection circuit；Wherein, the R ends phase of the output terminal of the comparator and the rest-set flip-flop Even, the S ends of the rest-set flip-flop are connected with the output terminal of the zero cross detection circuit, and the input terminal of the zero cross detection circuit is made It is defeated as the negative sense of the PWM generation circuits for the 3rd input terminal of PWM generation circuits, the negative input of the comparator Enter end, the first output terminal of the Q ends of the rest-set flip-flop as the PWM generation circuits, the rest-set flip-flopHold conduct Second output terminal of the PWM generation circuits.
- 9. a kind of Buck-Boost power factor correcting converters, it is characterised in that the Buck-Boost including interconnection becomes Parallel operation and control circuit, wherein, the control circuit includes variable slope sawtooth wave generating circuit as claimed in claim 1 or 2.
- 10. Buck-Boost power factor correcting converters according to claim 9, it is characterised in that the control electricity Road include the variable slope sawtooth wave generating circuit, error amplifying circuit, optocoupler, comparator, rest-set flip-flop, drive circuit, point Piezoresistance and zero cross detection circuit；Wherein, the input terminal of the error amplifying circuit is connected with the divider resistance, the partial pressure The load end of One Buck-Boost converter body described in resistor coupled in parallel, the reference voltage terminal ground connection of the error amplifying circuit, the mistake The output terminal of poor amplifying circuit is connected with the first end of the optocoupler, and the second end of the optocoupler is converted with the Buck-Boost First output terminal of device is connected, and the output terminal of the optocoupler is connected with the negative input of the comparator, the comparator Positive input is connected with the output terminal of the variable slope sawtooth wave generating circuit, and the output terminal of the comparator is touched with the RS The R ends of hair device are connected, the second input terminal and the drive at the Q ends of the rest-set flip-flop, the variable slope sawtooth wave generating circuit The input terminal of dynamic circuit is connected with each other, and the S ends of the rest-set flip-flop are connected with the output terminal of the zero cross detection circuit, the RS TriggerEnd is connected with the first input end of the variable slope sawtooth wave generating circuit and the 3rd input terminal respectively, the drive The output terminal of dynamic circuit is connected with the control terminal of the main switch of the One Buck-Boost converter body, the zero cross detection circuit Input terminal is connected with the output terminal of the auxiliary winding of the One Buck-Boost converter body.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201721142455.2U CN207321113U (en) | 2017-09-07 | 2017-09-07 | Variable slope sawtooth wave generating circuit and flyback, SEPIC and Buck-Boost power factor correcting converters |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201721142455.2U CN207321113U (en) | 2017-09-07 | 2017-09-07 | Variable slope sawtooth wave generating circuit and flyback, SEPIC and Buck-Boost power factor correcting converters |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN207321113U true CN207321113U (en) | 2018-05-04 |
Family
ID=62385586
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201721142455.2U Withdrawn - After Issue CN207321113U (en) | 2017-09-07 | 2017-09-07 | Variable slope sawtooth wave generating circuit and flyback, SEPIC and Buck-Boost power factor correcting converters |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN207321113U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107370361A (en) * | 2017-09-07 | 2017-11-21 | 西华大学 | Sawtooth wave generating circuit and flyback, SEPIC and Buck Boost power factor correcting converters |
-
2017
- 2017-09-07 CN CN201721142455.2U patent/CN207321113U/en not_active Withdrawn - After Issue
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107370361A (en) * | 2017-09-07 | 2017-11-21 | 西华大学 | Sawtooth wave generating circuit and flyback, SEPIC and Buck Boost power factor correcting converters |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109361318B (en) | DAB-based single-stage isolated PFC converter direct current control system and control method | |
| CN107508474B (en) | Turn-on time method of adjustment, circuit and SEPIC power factor correcting converter | |
| CN201766507U (en) | High power factor constant current circuit | |
| CN108521150A (en) | A kind of multifunctional storage battery charge and discharge device and its control method | |
| CN110661413B (en) | Single-phase three-level power factor correction rectifier based on four symmetrical ports | |
| CN103956922B (en) | A kind of Switching Power Supply and control method thereof | |
| CN102545565A (en) | Single-stage high power factor correction conversion method and device for low output power frequency ripples | |
| CN104467433A (en) | Method and device for controlling critical continuous mode unit power factor flyback converter | |
| CN107370361A (en) | Sawtooth wave generating circuit and flyback, SEPIC and Buck Boost power factor correcting converters | |
| CN110518818B (en) | CRM (customer relationship management) buck-flyback PFC (Power factor correction) converter controlled in fixed frequency | |
| CN103683952B (en) | A kind of integration in parallel connection formula Buck-Flyback power factor correction pfc converter topology | |
| CN207321113U (en) | Variable slope sawtooth wave generating circuit and flyback, SEPIC and Buck-Boost power factor correcting converters | |
| CN111865064B (en) | CRM (customer relationship management) buck-boost converter controlled by segmented fixed conduction time | |
| CN207135002U (en) | A kind of ON time adjustment circuit and SEPIC power factor correcting converters | |
| CN104578797A (en) | Method and device for controlling discontinuous mode flyback converter with high power factor and high efficiency | |
| CN102291020A (en) | Alternating-current push-pull conversion-single-diode rectification AC-DC (alternating current-to-direct current) converter | |
| CN204290730U (en) | A kind of control device of High Power Factor high efficiency anti exciting converter of discontinuous mode | |
| CN116961400A (en) | High-efficiency bridgeless buck PFC converter without input diode | |
| CN203708111U (en) | Parallel connection integrated-type Buck-Flyback power factor correction device | |
| CN201207614Y (en) | Full load flexible switch power supply control circuit | |
| CN104702092B (en) | The circuit of power factor correction of power supply changeover device | |
| CN103269160B (en) | Three-state direct current-direct current converter and control method thereof | |
| CN107359788B (en) | Signal conditioning circuit and flyback, SEPIC and Buck-Boost power factor correcting converter | |
| Zhao et al. | Bridgeless buck-boost PFC rectifier with a bidirectional switch | |
| CN207251477U (en) | A kind of controlled resonant converter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| AV01 | Patent right actively abandoned |
Granted publication date: 20180504 Effective date of abandoning: 20191231 |
|
| AV01 | Patent right actively abandoned |
Granted publication date: 20180504 Effective date of abandoning: 20191231 |
|
| AV01 | Patent right actively abandoned | ||
| AV01 | Patent right actively abandoned |