CN206743286U - A kind of modulation /demodulation module - Google Patents

A kind of modulation /demodulation module Download PDF

Info

Publication number
CN206743286U
CN206743286U CN201720659872.8U CN201720659872U CN206743286U CN 206743286 U CN206743286 U CN 206743286U CN 201720659872 U CN201720659872 U CN 201720659872U CN 206743286 U CN206743286 U CN 206743286U
Authority
CN
China
Prior art keywords
input
electrically connected
output end
converter
main
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201720659872.8U
Other languages
Chinese (zh)
Inventor
樊龙飞
傅青云
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sichuan Runze Jingwei Information Technology Co Ltd
Original Assignee
Sichuan Runze Jingwei Information Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sichuan Runze Jingwei Information Technology Co Ltd filed Critical Sichuan Runze Jingwei Information Technology Co Ltd
Priority to CN201720659872.8U priority Critical patent/CN206743286U/en
Application granted granted Critical
Publication of CN206743286U publication Critical patent/CN206743286U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The utility model discloses a kind of modulation /demodulation module of technical field of radio, including analog circuit and digital circuit, the analog circuit includes receiving analog circuit and sends analog circuit, the transmission analog circuit includes D/A converter, the output end of the main demodulator is electrically connected with the input of main decoder, the input of the interface bus is electrically connected with the output end of secondary decoder, the input of the secondary decoder is electrically connected with the output end of secondary demodulator, the frame synchronizing of the utility model is one of TDMA core technologies, the TDMA system time is not conventional Hour Minute Second, nor system transmits clock, it is that TDMA bursts indicate at the time of reaching satellite repeater, TDMA system regular synchronization scheme:Close alignment in time when the burst that each station is sent reaches satellite repeater, it is a kind of security mechanism of TDMA system proper communication.

Description

A kind of modulation /demodulation module
Technical field
Technical field of radio is the utility model is related to, specially a kind of modulation /demodulation module.
Background technology
Modulation is exactly to be gone to control the change of one or several parameter of carrier signal with baseband signal, by information load at it Upper formation modulated signal transmission, and it is the inverse process modulated to demodulate, by specific method from the parameter change of modulated signal Original baseband signal will be recovered.Existing modulation /demodulation functions of modules is single, and effectiveness is low, and can not meet to use needs Will, therefore, a kind of it is proposed that modulation /demodulation module.
Utility model content
The purpose of this utility model is to provide a kind of modulation /demodulation module, showed with solve to propose in above-mentioned background technology Some modulation /demodulation functions of modules are single, and effectiveness is low, can not meet the problem of use needs.
To achieve the above object, the utility model provides following technical scheme:A kind of modulation /demodulation module, including simulation electricity Road and digital circuit, the analog circuit include receiving analog circuit and send analog circuit, and the transmission analog circuit includes D/A converter, the output end of the D/A converter are electrically connected with the input of orthogonal modulation module, the reception analog circuit Including main carrier A/D converter and subcarrier A/D converter, the digital circuit includes modulator, the output of the modulator End is electrically connected with the input of D/A converter, and the input of the modulator is electrically connected with the output end of encoder, the modulation The input of device is electrically connected with the output end of frame synchronization generator, and the input of the frame synchronization generator is electrically connected with principal solution and adjusted The output end of device, the input of the main demodulator are electrically connected with the output end of main carrier A/D converter, the main demodulator Output end is electrically connected with the input of main decoder, and the output end of the main decoder is electrically connected with the input of interface bus, The output end of the interface bus is electrically connected with the input of encoder, and the input of the interface bus is electrically connected with secondary decoding The output end of device, the input of the secondary decoder are electrically connected with the output end of secondary demodulator, the input of the secondary demodulator It is electrically connected with the input of subcarrier A/D converter.
Preferably, the orthogonal modulation module and the output end of D/A converter are electrically connected with the input of IF board, and The input of main carrier A/D converter and subcarrier A/D converter is electrically connected in the output end of IF board.
Preferably, the modulator, encoder, frame synchronization generator, main decoder and secondary decoder are electrically connected with Access control module.
Compared with prior art, the beneficial effects of the utility model are:The frame synchronizing of the utility model is TDMA cores One of heart technology, TDMA system time are not conventional Hour Minute Seconds, nor system transmits clock, it is that TDMA bursts arrive Indicate at the time of up to satellite repeater, TDMA system regular synchronization scheme:The burst that each station is sent reaches satellite repeater When close alignment in time, be TDMA system proper communication a kind of security mechanism.
Brief description of the drawings
Fig. 1 is the utility model principle block diagram.
In figure:1 analog circuit, 2 digital circuits, 3 receive analog circuit, 31 main carrier A/D converters, 32 subcarrier A/D Converter, 4 send analog circuit, 41 orthogonal modulation modules, 42 D/A converters, 5 modulators, 6 encoders, 7 frame synchronization and produced Device, 8 main demodulators, 9 main decoders, 10 secondary demodulators, 11 secondary decoders, 12 interface bus.
Embodiment
Below in conjunction with the accompanying drawing in the utility model embodiment, the technical scheme in the embodiment of the utility model is carried out Clearly and completely describing, it is clear that described embodiment is only the utility model part of the embodiment, rather than whole Embodiment.Based on the embodiment in the utility model, those of ordinary skill in the art are not under the premise of creative work is made The every other embodiment obtained, belong to the scope of the utility model protection.
Referring to Fig. 1, the utility model provides a kind of technical scheme:A kind of modulation /demodulation module, including the He of analog circuit 1 Digital circuit 2, the analog circuit 1 include receiving analog circuit 3 and send analog circuit 4, and the transmission analog circuit 4 includes D/A converter 42, the output end of the D/A converter 42 are electrically connected with the input of orthogonal modulation module 41, the reception mould Intending circuit 3 includes main carrier A/D converter 31 and subcarrier A/D converter 32, and the digital circuit 2 includes modulator 5, described The output end of modulator 5 is electrically connected with the input of D/A converter 42, and the input of the modulator 5 is electrically connected with encoder 6 Output end, the input of the modulator 5 is electrically connected with the output end of frame synchronization generator 7, the frame synchronization generator 7 Input is electrically connected with the output end of main demodulator 8, and the input of the main demodulator 8 is electrically connected with main carrier A/D converter 31 output end, the output end of the main demodulator 8 are electrically connected with the input of main decoder 9, the output of the main decoder 9 End is electrically connected with the input of interface bus 12, and the output end of the interface bus 12 is electrically connected with the input of encoder 6, institute The input for stating interface bus 12 is electrically connected with the output end of secondary decoder 11, and the input of the secondary decoder 11 is electrically connected with The output end of secondary demodulator 10, the input of the secondary demodulator 10 are electrically connected with the input of subcarrier A/D converter 32.
Wherein, the orthogonal modulation module 41 and the output end of D/A converter 42 are electrically connected with the input of IF board, It is described and the input of main carrier A/D converter 31 and subcarrier A/D converter 32 is electrically connected in the output end of IF board Modulator 5, encoder 6, frame synchronization generator 7, main decoder 9 and secondary decoder 11 are electrically connected with access control module.
Operation principle:Analog circuit 1 includes sending analog circuit 4 and receives analog circuit 3, sends simulation electricity, and 4 are included just Modulation module 41, D/A converter 42 are handed over, for compatibility, modulated signal output has 2 kinds of forms, and one kind is IQ two-way baseband signals, One kind is 390MHz intermediate-freuqncy signals, and receiving analog circuit 3 includes main carrier A/D converter 31 and subcarrier A/D converter 32, complete The 2 road analog intermediate frequency signals into rf receiver unit output are divided into the conversion between sampling digital circuit 2, digital circuit 2 11 7 modulator 5, frame clock generator 7, main demodulator 8, secondary demodulator 10, encoder 6, main decoder 9, secondary decoder phases To independent submodule, the bi-directional conversion between information source bit streams and digital baseband modulated signal is realized, and TDMA frame clock Produce and safeguard.
After access control module formulates frame plan, in units of TDMA frame, next frame is first submitted to send frame plan to connecing Mouthful register and then next frame data to be modulated are submitted to interface data buffer area(Dual port RAM), and it is complete in advance in present frame Into after encoder 6 receives the frame ready for data signal to be modulated of access control module, in units of burst, according to frame plan The coding specification specified, from interface data buffer area(Dual port RAM)Extraction data to be encoded encode calculating and output, and with Frame caches for unit, and encoder 6 switches output data buffer area by frame reference siganl(Dual port RAM A/B areas), distinguished with this Different frame, modulator 5 is after each frame is referenced to, and according to frame Planning Directive, extraction encoder 6 exports in units of burst Data to be modulated in caching, at the appointed time position carries out burst modulation successively, and is output to D/A converter 42, accesses control Molding block provides frame reference siganl, identifies frame boundaries for encoder 6, and provide channel time delay parameter in addition(Frame wraps in the works Contain), correct emission time is selected for modulator 5.
Demodulation function divides principal solution mediation secondary demodulation.
The operation principle that principal solution is adjusted is as follows:Access control module gives demodulated frames plan to main demodulator by EMIF buses 8 and main decoder 9, main demodulator 8 main carrier A/D converter 31 is sent according to demodulated frames inside the plan demodulation parameter 120M sample rates digital medium-frequency signal carries out Digital Down Convert, burst detection, parameter Estimation and demodulation, main demodulator 8 and simulated When being detected in intermediate-freuqncy signal with reference to burst, wireless side frame is sent out with reference to effectively instruction, main demodulator 8 to frame synchronization generator 7 After the parameter Estimation for completing any one burst, burst starting effectively instruction, while send out the bursty state is sent to main decoder 9 Information, after main demodulator 8 demodulates a symbol, the symbol soft decision information, while enabled demodulation number are sent out to main decoder 9 According to effective instruction, after main decoder 9 receives the burst starting effectively instruction that main demodulator 8 is sent, main decoder 9 switches principal solution and adjusted The data buffer storage RAM areas of A/B half, and the bursty state information that main demodulator 8 is sent immediately is put into principal solution adjusting data caching RAM assigned position, after main decoder 9 receives the burst starting effectively instruction that main demodulator 8 is sent, decision symbols will be inputted Counter is reset, and after receiving the demodulating data effectively instruction that main demodulator 8 is sent, input decision symbols counter is added One, after equal to one decoding block length of decision symbols counter is inputted, main decoder 9 is translated according to demodulated frames are inside the plan Code parameter starts to decode, and main decoder 9 takes out burst-length from data after the decoding of first decoding block, and main decoder 9 is every A LDPC code block has been translated, decoding data has been sequentially placed into principal solution adjusting data caching RAM, when input decision symbols counter During equal to burst-length, main decoder 9 stops decoding, and sends demodulating data output effectively instruction to access control module.
The operation principle of pair demodulation:Access control module gives demodulated frames plan to the secondary He of demodulator 10 by EMIF buses Secondary decoder 11, pair demodulation, 10 according to the inside the plan demodulation parameter of demodulated frames, the 120M sent to subcarrier A/D converter 32 Sample rate digital medium-frequency signal carries out Digital Down Convert, burst detection, parameter Estimation and demodulation, secondary demodulator 10 and completes any one After the parameter Estimation of individual burst, burst starting effectively instruction, while send out the bursty state information, pair solution are sent to secondary decoder 11 After adjusting device 10 to demodulate a symbol, the symbol soft decision information is sent out to secondary decoder 11, while enabled demodulating data is effective Instruction, pair decoding, after 11 receive the burst starting effectively instruction that secondary demodulator 10 is sent, secondary decoder 11 switches secondary demodulating data The RAM areas of A/B half are cached, and the bursty state information that secondary demodulator 10 is sent immediately is put into secondary demodulating data caching RAM Assigned position, after secondary decoder 11 receives the burst starting effectively instruction that secondary demodulator 10 sends, decision symbols will be inputted Counter is clear, and after receiving the demodulating data effectively instruction that secondary demodulator 10 is sent, input decision symbols counter is added One, after equal to one decoding block length of decision symbols counter is inputted, secondary decoder 11 is inside the plan according to demodulated frames Decoding parameter starts to decode, and secondary decoder 11 takes out burst-length, secondary decoder from data after the decoding of first decoding block 11 have often translated a LDPC code block, and decoding data is sequentially placed into secondary demodulating data caches RAM, when input decision symbols number meter When number device is equal to burst-length, secondary decoder 11 stops decoding, and sends demodulating data output to access control module and effectively refer to Show.
Frame synchronization operation principle divides master station mode.
Master station mode:The frame period parameter that frame synchronization generator 7 provides according to access control interface, based on 10MHz systems Work clock is counted, and periodically produces frame reference pulse, and frame reference pulse is issued access control mould by frame synchronization generator 7 Block, current device frame synchronization state is set for " synchronous " and is sent to access control module.
Small station pattern:Frame synchronization generator 7 receives wireless side frame with reference to instruction from main demodulator 8, forwards it to access Control module, when frame synchronization generator 7 works according to the frame period parameter received from access control interface and internal 10MHz systems Clock counts, and judges current frame synchronization state, frame synchronization generator gives current device frame synchronization state to access control module
While there has been shown and described that embodiment of the present utility model, for the ordinary skill in the art, It is appreciated that these embodiments can be carried out with a variety of changes in the case where not departing from principle of the present utility model and spirit, repaiied Change, replace and modification, the scope of the utility model are defined by the appended claims and the equivalents thereof.

Claims (3)

1. a kind of modulation /demodulation module, including analog circuit(1)And digital circuit(2), it is characterised in that:The analog circuit (1)Including receiving analog circuit(3)With transmission analog circuit(4), the transmission analog circuit(4)Including D/A converter(42), The D/A converter(42)Output end be electrically connected with orthogonal modulation module(41)Input, the reception analog circuit(3) Including main carrier A/D converter(31)With subcarrier A/D converter(32), the digital circuit(2)Including modulator(5), institute State modulator(5)Output end be electrically connected with D/A converter(42)Input, the modulator(5)Input electrically connect Connect encoder(6)Output end, the modulator(5)Input be electrically connected with frame synchronization generator(7)Output end, it is described Frame synchronization generator(7)Input be electrically connected with main demodulator(8)Output end, the main demodulator(8)Input electricity Property connection main carrier A/D converter(31)Output end, the main demodulator(8)Output end be electrically connected with main decoder(9) Input, the main decoder(9)Output end be electrically connected with interface bus(12)Input, the interface bus(12) Output end be electrically connected with encoder(6)Input, the interface bus(12)Input be electrically connected with secondary decoder (11)Output end, the secondary decoder(11)Input be electrically connected with secondary demodulator(10)Output end, the secondary demodulation Device(10)Input be electrically connected with subcarrier A/D converter(32)Input.
A kind of 2. modulation /demodulation module according to claim 1, it is characterised in that:The orthogonal modulation module(41)And D/ A converters(42)Output end be electrically connected with the input of IF board, and main load is electrically connected in the output end of IF board Ripple A/D converter(31)With subcarrier A/D converter(32)Input.
A kind of 3. modulation /demodulation module according to claim 1, it is characterised in that:The modulator(5), encoder(6)、 Frame synchronization generator(7), main decoder(9)With secondary decoder(11)It is electrically connected with access control module.
CN201720659872.8U 2017-06-08 2017-06-08 A kind of modulation /demodulation module Active CN206743286U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201720659872.8U CN206743286U (en) 2017-06-08 2017-06-08 A kind of modulation /demodulation module

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201720659872.8U CN206743286U (en) 2017-06-08 2017-06-08 A kind of modulation /demodulation module

Publications (1)

Publication Number Publication Date
CN206743286U true CN206743286U (en) 2017-12-12

Family

ID=60569304

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201720659872.8U Active CN206743286U (en) 2017-06-08 2017-06-08 A kind of modulation /demodulation module

Country Status (1)

Country Link
CN (1) CN206743286U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111711508A (en) * 2020-04-26 2020-09-25 四川润泽经伟信息技术有限公司 User interference system, method and device based on satellite communication countermeasure

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111711508A (en) * 2020-04-26 2020-09-25 四川润泽经伟信息技术有限公司 User interference system, method and device based on satellite communication countermeasure
CN111711508B (en) * 2020-04-26 2023-04-28 四川润泽经伟信息技术有限公司 User interference system, method and device based on satellite communication countermeasure

Similar Documents

Publication Publication Date Title
CN101843150B (en) Radio communication device, terminal, system, and program
CN105282021A (en) Signal concentrator device
JPH0698046A (en) System for delivery of radiotelephony signal via cable television network
WO2004032369A3 (en) Power allocation for power control bits in a cellular network
CN106413075A (en) Clock synchronization method and system, and terminal station
CN206743286U (en) A kind of modulation /demodulation module
CN1335010A (en) Method for combining signals on digital interface
CN109952806A (en) The determination method, apparatus and storage medium of SR configuration
CN101394197B (en) Baseband data transmission method and device for CDMA distributed base station system
CN101426284B (en) IEEE802.11 wireless local area network access point having continuous clock synchronization function and mobile station
CN103546222B (en) Method for transmitting and receiving emergency broadcast signal
CN103200127A (en) Inter-plate serial communication system and inter-plate serial communication method
CN101562486B (en) Method for adding associated audio frequency signaling to frequency modulation synchronized broadcast
CN103209041B (en) A kind of GSM-R network interface data acquisition method
CN115085745B (en) Digital diversity communication system based on VDE-TER
CN104581740A (en) Spectrum handover method and equipment based on cognitive radio
CN103095620B (en) Sending, receiving method and the device of frequency modulation frequency band digital broadcast singal
CN101917375B (en) Method for adding audio frequency signaling in broadcast system
CN105335315A (en) Multi-serial data remote transmission device and method
KR100383687B1 (en) Radio communication system with a displaced radio station
CN206743287U (en) A kind of channel control panel
CN106788890A (en) A kind of wireless data transmission method and system
CN107426812B (en) Universal code element recovery method applied to dPMR communication
CN102185687A (en) System and method for realizing clock synchronization among different units
CN101330503A (en) Method, system and equipment for transmitting data of Ethernet physical layer

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant