CN206541153U - A kind of low delay chauvent's criterion device - Google Patents

A kind of low delay chauvent's criterion device Download PDF

Info

Publication number
CN206541153U
CN206541153U CN201720082607.8U CN201720082607U CN206541153U CN 206541153 U CN206541153 U CN 206541153U CN 201720082607 U CN201720082607 U CN 201720082607U CN 206541153 U CN206541153 U CN 206541153U
Authority
CN
China
Prior art keywords
chauvent
low delay
pitched sounds
channel
parallel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201720082607.8U
Other languages
Chinese (zh)
Inventor
汪志明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HUBEI PHILISENSE ELECTRONIC EQUIPMENT Co Ltd
Original Assignee
HUBEI PHILISENSE ELECTRONIC EQUIPMENT Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by HUBEI PHILISENSE ELECTRONIC EQUIPMENT Co Ltd filed Critical HUBEI PHILISENSE ELECTRONIC EQUIPMENT Co Ltd
Priority to CN201720082607.8U priority Critical patent/CN206541153U/en
Application granted granted Critical
Publication of CN206541153U publication Critical patent/CN206541153U/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The utility model is related to a kind of low delay chauvent's criterion device, including analog-digital converter and digital analog converter, the low delay chauvent's criterion device also includes the parallel chip of binary channels, its input connects analog-digital converter, its output end is connected in digital analog converter, the parallel channel of the parallel piece of binary channels, and first passage carries out time domain trap processing, second channel carries out frequency detection of uttering long and high-pitched sounds, and second channel is exported to first passage.Implement the utility model embodiment, have the advantages that:The low delay chauvent's criterion device that the utility model is provided carries out the parallel processing that frequency is detected and time domain trap is handled of uttering long and high-pitched sounds by fpga chip, can significantly it save the time, frequency detection part of uttering long and high-pitched sounds can be regarded as not elapsed time, it is ensured that the low delay of system, real-time.

Description

A kind of low delay chauvent's criterion device
Technical field
The utility model is related to a kind of chauvent's criterion equipment, more particularly to a kind of low delay chauvent's criterion device.
Background technology
In sound reinforcement system, because microphone is used in same sound field with loudspeaker simultaneously, the sound of loudspeaker passes through week The reflection for enclosing interface is sent out by microphone reception after power amplifier amplifies, and through loudspeaker, so as to form a sound Learn loop.When the transmission function of the loop is when the gain of some frequency is more than 1 and phase is 2 π integral multiple, sound reinforcement system will Becoming unstable causes generation of uttering long and high-pitched sounds.
The Crack cause uttered long and high-pitched sounds according to sound reinforcement system, general chauvent's criterion method mainly have improvement room acoustics environment, Series equalizer or frequency shifter etc. in sound reinforcement system, in addition, also having some data signal chauvent's criterion processing methods, such as: Adaptive echo cancellation method, spatial filtering method, wave trap method etc..
Traditional chauvent's criterion method:Improve room acoustics environment, series equalizer or frequency shifter in sound reinforcement system Deng although these method system delay are smaller, the raising for damaging big and sound transmission gain to the tonequality of system is less.
In recent years, developing rapidly with Digital Signal Processing, occurs in that some new chauvent's criterion methods, such as again Adaptive echo cancellation method, spatial filtering method, wave trap method etc..Above-mentioned method always of uttering long and high-pitched sounds is required for using single channel chip, Utter long and high-pitched sounds frequency detection and the processing of time domain trap of carry out order in chip, although therefore these algorithms to the damage of tonequality compared with It is small, but its shortcoming is exactly that algorithm complex is higher, and the system delay that complicated calculations are brought is higher, so as to cause the reality of sound reinforcement system When property is poor.
Utility model content
The utility model embodiment technical problem to be solved is, multiple for algorithm in current chauvent's criterion device Miscellaneous degree is higher, and the system delay that complicated calculations are brought is higher, so as to cause the problem of real-time of sound reinforcement system is poor, it is proposed that A kind of low delay chauvent's criterion device.
In order to solve the above-mentioned technical problem, the utility model embodiment provides a kind of low delay chauvent's criterion device, bag Analog-digital converter and digital analog converter are included, the low delay chauvent's criterion device also includes the parallel chip of binary channels, Its input connects analog-digital converter, its output end connection digital analog converter, the parallel channel of the parallel piece of binary channels In, first passage carries out time domain trap processing, and second channel carries out frequency detection of uttering long and high-pitched sounds, and second channel is exported to first and led to Road.
Wherein, detection of uttering long and high-pitched sounds, frequency of uttering long and high-pitched sounds are divided into second channel to position and three parts of trapper coefficient calculating, and according to Sequential series are set like this.
Wherein, the parallel chip of binary channels is fpga chip.
Wherein, the output end connection digital analog converter of first passage.
Implement the utility model embodiment, have the advantages that:The low delay chauvent's criterion that the utility model is provided Device carries out the parallel processing that frequency is detected and time domain trap is handled of uttering long and high-pitched sounds by fpga chip, when can significantly save Between, frequency detection part of uttering long and high-pitched sounds can be regarded as not elapsed time, it is ensured that the low delay of system, real-time.
Brief description of the drawings
, below will be to embodiment in order to illustrate more clearly of the utility model embodiment or technical scheme of the prior art Or the accompanying drawing used required in description of the prior art is briefly described, it should be apparent that, drawings in the following description are only It is some embodiments of the present utility model, for those of ordinary skill in the art, is not paying the premise of creative work Under, other accompanying drawings can also be obtained according to these accompanying drawings.
Fig. 1 is the structural representation of the low delay chauvent's criterion device in the embodiment of the utility model one.
Embodiment
Below in conjunction with the accompanying drawing in the utility model embodiment, the technical scheme in the utility model embodiment is carried out Clearly and completely describe, it is clear that described embodiment is only a part of embodiment of the utility model, rather than whole Embodiment.Based on the embodiment in the utility model, those of ordinary skill in the art are not under the premise of creative work is made The every other embodiment obtained, belongs to the scope of the utility model protection.
Refer to Fig. 1, Fig. 1 is the structural representation of the low delay chauvent's criterion device in the embodiment of the utility model one. The low delay chauvent's criterion device includes analog-digital converter 11, the parallel chip 12 of binary channels and digital analog converter 13。
The input connection analog-digital converter 11 of the parallel chip of binary channels, its output end connection digital analog converter 13, in the parallel channel of the parallel piece of binary channels, first passage 121 carries out time domain trap processing, and second channel 122 carries out frequency of uttering long and high-pitched sounds Point is detected, and second channel 122 is exported to first passage 121.The output end connection digital analog converter of first passage 121 13.It is divided into detection of uttering long and high-pitched sounds, frequency of uttering long and high-pitched sounds positioning and trapper coefficient in second channel 122 and calculates three parts, and it is suitable according to this Sequence is arranged in series.Wherein, the parallel chip of binary channels is preferably fpga chip 12.
First, simulated audio signal is converted to after digital audio and video signals by analog-digital converter 11, inputs FPGA cores Piece 12, in fpga chip 12, digital audio and video signals are separately input to first passage 121 with being carried out parallel in second channel 122 Processing.Carry out carrying out frequency detection of uttering long and high-pitched sounds in time domain trap processing, second channel 122 in first passage 121.And by time domain trap Digital audio and video signals after processing module processing are the output digital audio and video signals handled by chauvent's criterion.
Frequency of uttering long and high-pitched sounds detection calculates sufficiently complex, is divided into detection of uttering long and high-pitched sounds, frequency of uttering long and high-pitched sounds positioning and trapper coefficient and calculates Three parts.When frequency detection of uttering long and high-pitched sounds is without new trapper coefficient output, the processing of time domain trap is carried out by former trapper coefficient Processing.Therefore, complicated frequency detection of uttering long and high-pitched sounds calculates total delay that brought delay does not interfere with system, can only influence to making a whistling sound It is the suppression speed of frequency.And the processing of time domain trap is only calculated comprising simply multiply-add, calculating speed is fast, and computation delay is very It is low.Therefore, basic handled by time domain trap of the delay of whole system determines, without the delay by frequency detection of uttering long and high-pitched sounds.
It is defeated that the digital audio and video signals of last FPGA outputs are reconverted into simulated audio signal by digital analog converter 13 Go out.
Implement the utility model embodiment, have the advantages that:The low delay chauvent's criterion that the utility model is provided Device carries out the parallel processing that frequency is detected and time domain trap is handled of uttering long and high-pitched sounds by fpga chip, when can significantly save Between, frequency detection part of uttering long and high-pitched sounds can be regarded as not elapsed time, it is ensured that the low delay of system, real-time.
Preferred embodiment of the present utility model is these are only, it is all in this practicality not to limit the utility model Within new spirit and principle, any modification, equivalent substitution and improvements made etc. should be included in guarantor of the present utility model Within the scope of shield.

Claims (4)

1. a kind of low delay chauvent's criterion device, including analog-digital converter and digital analog converter, it is characterised in that The low delay chauvent's criterion device also includes the parallel chip of binary channels, and its input connects the analog-digital converter, its Output end is connected in the digital analog converter, the parallel channel of the parallel piece of binary channels, and first passage carries out time domain and fallen into Ripple processing, second channel carries out frequency detection of uttering long and high-pitched sounds, and the second channel is exported to the first passage.
2. low delay chauvent's criterion device as claimed in claim 1, it is characterised in that be divided into inspection of uttering long and high-pitched sounds in the second channel Survey, frequency of uttering long and high-pitched sounds positioning and trapper coefficient calculate three parts, and set according to this sequential series.
3. low delay chauvent's criterion device as claimed in claim 2, it is characterised in that the parallel chip of binary channels is FPGA Chip.
4. low delay chauvent's criterion device as claimed in claim 1, it is characterised in that the output end connection of the first passage The digital analog converter.
CN201720082607.8U 2017-01-20 2017-01-20 A kind of low delay chauvent's criterion device Expired - Fee Related CN206541153U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201720082607.8U CN206541153U (en) 2017-01-20 2017-01-20 A kind of low delay chauvent's criterion device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201720082607.8U CN206541153U (en) 2017-01-20 2017-01-20 A kind of low delay chauvent's criterion device

Publications (1)

Publication Number Publication Date
CN206541153U true CN206541153U (en) 2017-10-03

Family

ID=59940144

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201720082607.8U Expired - Fee Related CN206541153U (en) 2017-01-20 2017-01-20 A kind of low delay chauvent's criterion device

Country Status (1)

Country Link
CN (1) CN206541153U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109637552A (en) * 2018-11-29 2019-04-16 河北远东通信系统工程有限公司 A kind of method of speech processing for inhibiting audio frequency apparatus to utter long and high-pitched sounds

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109637552A (en) * 2018-11-29 2019-04-16 河北远东通信系统工程有限公司 A kind of method of speech processing for inhibiting audio frequency apparatus to utter long and high-pitched sounds

Similar Documents

Publication Publication Date Title
US10438607B2 (en) Device and method for cancelling echo
CN203721182U (en) A vehicle-mounted speech processing system
CN103871418B (en) A kind of sound reinforcement system is uttered long and high-pitched sounds the detection method of frequency and device
CN103475980B (en) A kind of self adaptation acoustic feedback removing method
WO2016180100A1 (en) Method and device for improving audio processing performance
CN104699445A (en) Audio information processing method and device
WO2020043037A1 (en) Voice transcription device, system and method, and electronic device
CN107564539A (en) Towards the acoustic echo removing method and device of microphone array
CN102354500A (en) Virtual bass boosting method based on harmonic control
CN105427868A (en) Method for eliminating noise of VOIP system bidirectional duplex hand-free voice
CN108010536A (en) Echo cancel method, device, system and storage medium
CN101447189A (en) Voice interference method
CN102760461A (en) Volume adaptive control audio playing equipment and method
CN108962274A (en) A kind of sound enhancement method, device and earphone
CN204652616U (en) A kind of noise reduction module earphone
CN206541153U (en) A kind of low delay chauvent's criterion device
WO2023287773A1 (en) Speech enhancement
CN106782592A (en) A kind of echo and the system and method uttered long and high-pitched sounds for eliminating network sound transmission
Nguyen et al. Real-time sound localization using field-programmable gate arrays
CN105261363A (en) Voice recognition method, device and terminal
CN103929704A (en) Self-adaption acoustic feedback elimination method and system based on transformation domain
US11490211B2 (en) Directivity hearing-aid device and method thereof
CN110268726A (en) New-type intelligent hearing aid
TW201935461A (en) Voice data processing method and device including a voice data obtaining step, a microphone box characteristic information obtaining step and a reverberation step
WO2023287782A1 (en) Data augmentation for speech enhancement

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20171003

Termination date: 20210120