CN206515381U - A kind of new Computer oscilloscope - Google Patents
A kind of new Computer oscilloscope Download PDFInfo
- Publication number
- CN206515381U CN206515381U CN201621205036.4U CN201621205036U CN206515381U CN 206515381 U CN206515381 U CN 206515381U CN 201621205036 U CN201621205036 U CN 201621205036U CN 206515381 U CN206515381 U CN 206515381U
- Authority
- CN
- China
- Prior art keywords
- circuit
- signal
- processing
- new computer
- governor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Abstract
The utility model discloses a kind of new Computer oscilloscope, the Computer oscilloscope includes signal conditioning circuit, governor circuit, the PC being sequentially connected, signal conditioning circuit has input signal interface, and governor circuit includes signal processing circuit, analog-digital converter；Signal conditioning circuit is filtered to input signal, decay/amplification, electrical level shift processing, the signal after processing is converted to data signal by analog-digital converter, and oscilloscope display screen is PC display screen.The utility model is the function that oscillograph can be achieved by simple circuit structure, the utility model has the advantages that job stability is high, highly reliable, waveform is with a wide range of applications without obvious distortion, measurement frequency height, small volume, low cost, thus the utility model.
Description
Technical field
The utility model is related to oscillograph technical field, specifically for, the utility model is a kind of new computer
Oscillograph.
Background technology
For traditional oscillograph, it is divided into analog oscilloscope and digital oscilloscope by the difference of its process signal.Pass
The analog oscilloscope of system, its function is relatively simple, volume is heavy；And although digital oscilloscope function is more powerful, it is safeguarded
And system upgrade cost is all higher, it is difficult to popularize in terms of practice teaching.And existing oscillograph does not have corresponding PC to connect
Mouthful, the collection and analyzing and processing to data are relatively difficult.In addition, traditional oscillograph volume is all huger, this adds increased show
The development cost of ripple device.
Therefore, how to break through the research and development bottleneck of traditional oscillograph, how to be easy to be acquired oscilloscope data and analyze,
The volume and cost of oscillograph are how reduced, becomes the weight of those skilled in the art's technical problem urgently to be resolved hurrily and research
Point.
Utility model content
For solve traditional oscillograph exist volume it is big, cost is high, be difficult to obtain its data the problems such as, the utility model is carried
A kind of new Computer oscilloscope has been supplied, signal, process signal are gathered by related circuit, the signal is then shown in PC
On, thoroughly solve the problems such as traditional oscillograph data can not be acquired, volume is big, cost is high, research and development are difficult, and this practicality
It is new that there is higher stability and reliability.
To realize above-mentioned technical purpose, the utility model discloses a kind of new Computer oscilloscope, the computer oscillography
Device includes signal conditioning circuit, governor circuit, the PC being sequentially connected, and the signal conditioning circuit has input signal interface,
The governor circuit includes analog-digital converter；The signal conditioning circuit is filtered to input signal, decay/amplification,
Signal after processing is converted to data signal, the oscilloscope display screen by electrical level shift processing, the analog-digital converter
For PC machine display screens.
The utility model by input signal interface gather signal, signal is filtered, decay/amplification, level shift
Analog-digital converter is passed through after processing, then shows the signal waveform after processing by PC display screen, it is achieved thereby that
The function of traditional oscillograph.
Further, the governor circuit also includes signal processing circuit, the signal processing circuit control signal conditioning
Circuit is filtered to input signal, decay/amplification, electrical level shift processing, signal processing circuit control simulation numeral turns
Signal after processing is converted to data signal, by digital data transmission to PC by parallel operation.
The utility model controls processing work of the front end to signal by signal processing circuit, is that the signal transacting in later stage is done
Sufficient preparation.
Further, the governor circuit also includes clock circuit, and the sequential or frequency of sampling are controlled by clock circuit,
The signal processing circuit control clock circuit triggering analog-digital converter is sampled to the signal after processing.
Further, the governor circuit has data storage, the analog-digital converter collection preset length
After data, the data of preset length are stored in data storage.
Analog-digital converter of the present utility model can have self checking function, can also be protected when environmental condition changes
Conversion accuracy is demonstrate,proved, and resolution ratio and conversion accuracy are higher.
Further, connected between the signal processing circuit and PC by USB transmission line, it is ensured that data it is steady
Fixed, transmitting.
Further, the signal conditioning circuit includes filter circuit, decay/amplifying circuit, level shift circuit, described
Filter circuit, decay/amplifying circuit, level shift circuit are connected with signal processing circuit respectively.
Attenuator circuit is, when input signal is larger, to realize the decay to larger signal, and control signal turns in simulation numeral
Within the sampled level of parallel operation, it is to avoid cause the damage of component and the distortion of waveform signal.The level shift circuit has steady
Qualitative high, highly reliable the advantages of.
Further, the level shift circuit includes adder circuit, by adder circuit promotion signal level, with
It is easy to post-processing.
Further, the USB interface connection of the power interface of the governor circuit and PC, between governor circuit and PC
It is in series with insulating power supply circuit and mu balanced circuit.
Further, the signal conditioning circuit has two input signal interfaces.Therefore, the utility model can be to two-way
Signal is sampled and contrasted.
Further, the governor circuit also includes reset circuit, and user enters when single-chip microcomputer breaks down to single-chip microcomputer
Row recovers, and makes its normal work.
The beneficial effects of the utility model are：The utility model is the work(that oscillograph can be achieved by simple circuit structure
Can, the utility model has that job stability is high, highly reliable, waveform without obvious distortion, measurement frequency height, small volume, it is low into
This advantages of, it is with a wide range of applications.In addition, the utility model can the double track signal real-time samplings of innovation realization to score
Analysis, and signal waveform playback amplification, diminution, movement, storage etc..
Brief description of the drawings
Fig. 1 is new Computer oscilloscope composition schematic diagram of the present utility model.
Fig. 2 is decay/amplification circuit structure schematic diagram.
Fig. 3 is level shift circuit structural representation.
Fig. 4 is power circuit block structural representation.
Embodiment
Detailed explanation and illustration is carried out to new Computer oscilloscope of the present utility model with reference to Figure of description.
As shown in figure 1, New-type computer oscillograph of the present utility model includes signal conditioning circuit, the master control electricity being sequentially connected
Road, PC, signal conditioning circuit have in input signal interface, the present embodiment, and signal conditioning circuit can have two input letters
Number interface, can be achieved the collection and contrast to double track signals, and governor circuit includes analog-digital converter, master of the present utility model
Control circuit realizes that governor circuit has usb communication circuit module by main control chip.
More specifically, signal conditioning circuit includes filter circuit, decay/amplifying circuit, level shift circuit, so that complete
Input signal is filtered into signal conditioning circuit, decay/amplification, electrical level shift processing, by signal amplitude control suitable
In the range of, so as to the data sampling of rear class, specifically, as shown in Fig. 2 in the present embodiment, decay/amplifying circuit is put by computing
Big device TL082, analog switch CD4051B and variable resistance are constituted, such as：Decay/amplifying circuit when input signal is larger,
The decay to larger signal is realized, control signal is within ADC sampled levels, it is to avoid cause damage and the waveform signal of component
Distortion；The signal of input is amplified by decay/amplifying circuit when input signal is smaller, and two computings built in TL082 are put
Big device, can be respectively used to voltage follow and anti-phase amplification, and input stage has larger input impedance, and output is provided with short-circuit protection simultaneously
Multiplication factor is switched by governor circuit, specifically, the utility model can switch multiplication factor by signal processing circuit.Due to
Analog-digital converter can not be acquired to negative voltage, so need to be lifted to negative voltage more than 0 level；Certainly, by declining
After powered down road/amplifying circuit, signal conditioning circuit can also be overlapped DC component treatment to signal.Such as, high-speed ADC is changed
The input voltage of device requirement is unipolar, and the level signal of input circuit is ambipolar signal, i.e., amplitude range for-
1.5V to+1.5V, so needing to add a level-conversion circuit before ADC converter sampling signals, is amplified using integrated computation
Device TL082 is used as adder.In the present embodiment, as shown in figure 3, level shift circuit includes adder circuit, specifically, use
Transport and placing device TL082 does an adder, and operational amplifier is input to after the input signal is superimposed with -1.5V DC levels
Inverting input, after inverting amplifier, the AC signal level of input is raised to 0-3.3V sine wave level, is available for
Rear class analog-to-digital conversion device is acquired, and the level shift circuit has the advantages that stability is high, highly reliable；Governor circuit is also
Including signal processing circuit, signal processing circuit control signal modulate circuit is filtered to input signal, decay/amplification, electricity
Translational shifting processing, is connected between signal processing circuit and PC by USB transmission line.
In addition, the utility model governor circuit also includes clock circuit, clock circuit is controlled to touch by signal processing circuit
Hair analog-digital converter is sampled to the signal after processing, it is ensured that analog-digital converter is with constant time interval to defeated
The signal entered carries out Analog-digital Converter, and governor circuit has data storage, analog-digital converter collection preset length
After data, the data of preset length are stored in data storage, such as, data are stored in adc data memory.Simulate number
Signal after processing is converted to data signal by word converter, when a triggering condition is met, will ask DMA channel, by modulus
The data converted are sent in USB buffering area, and transferring data to PC host computers by usb communication carries out returning for waveform
It is aobvious.Oscilloscope display screen is PC display screen.In the present embodiment, after signal processing circuit control analog-digital converter will be handled
Signal be converted to data signal, by digital data transmission to PC.For analog-digital converter, in the present embodiment, use
The ADC that STM32 chip internals are carried, has two independent ADC, each ADC to have 16 outside input passages inside it, can be with
Single conversion or scan transformation are realized, conversion time is most 1 μ s soon, and ADC also has self checking function, works as environmental condition
Also conversion accuracy is can guarantee that when changing, and resolution ratio and conversion accuracy are high.
For the power supply supply of governor circuit, the power interface of governor circuit passes through power circuit block and the USB of PC
Interface is connected, and is obtained the power supply supply of the 5V on PC, is supplied to governor circuit or PC front end all by computer USB interface
Circuit provides 5V power supply, is in series between governor circuit and PC machines in insulating power supply circuit and mu balanced circuit, the present embodiment,
As shown in figure 4, using the 5V Power converts that insulating power supply chip I A0505S-2W converters export PC USB interface for+5V
With -5V voltage outputs, then through LM1117-3.3 3.3V voltage outputs are converted to, output system required voltage can be stablized, should be every
There are good Electro Magnetic Compatibility and extremely low ripple noise, and small volume from power supply chip.In addition, in the utility model, it is main
Controlling circuit also includes reset circuit.Reset circuit employs electricity and button resets, and realizes and the system of STM32 single-chip microcomputers is answered
Position, system reset is realized by button directly by STM32 reset pin down for low level.
In the present embodiment, above-mentioned Computer oscilloscope can the USB Computer oscilloscopes based on STM32, with ARM-CORTEX-
The STM32 single-chip microcomputers of 32 of M3 kernels as the system main control chip, the waveform using PC host computers as system show and
Control platform；Such as, using STM32F103C8T6 as main control chip, the enhanced series of STM32F103 uses high performance
ARM@CortexTMThe RISC core of-M332, working frequency is up to 72MHz, flash memory of the internal memory up to 128K bytes
And the SRAM of 20K bytes, there is abundant I/O port and be connected to the APB buses of two peripheral hardwares.Communication interface with standard：
Up to 2 I2C interfaces and SPI interface, 3 USART interfaces, a USB interface and a CAN interface.It is defeated in the utility model
Enter signal by signal conditioning circuit of the input interface by front end, the signal of input such as is filtered, amplified or decayed the behaviour
Make, by signal amplitude and FREQUENCY CONTROL in suitable scope, so as to the data sampling of rear class；Then signal after prime is handled
Transmit into Analog-digital Converter (ADC), analog-to-digital conversion is carried out to it；Next information will be gathered again to pass in main control chip, it is real
Now to the real-time collection of input signal, storage, analysis, processing are communicated finally by USB2.0 with PC host computers, by data
The enterprising traveling wave shape reduction display of PC upper computer softwares and voltage peak-to-peak value, the display of frequency, realize the behaviour of oscillograph in transmission
Make and display function, and the keyboard and mouse of computer can be used for function setting.
In the utility model, unless otherwise clearly defined and limited, term " installation ", " connected ", " connection ", " Gu
It is fixed " etc. term should be interpreted broadly, for example, it may be fixedly connected or be detachably connected, or integrally；Can be
Mechanically connect or electrically connect；Can be joined directly together, can also be indirectly connected to by intermediary, can be two
The connection of element internal or the interaction relationship of two elements, unless otherwise clear and definite restriction.For the common skill of this area
For art personnel, concrete meaning of the above-mentioned term in the utility model can be understood as the case may be.
In the description of this specification, reference term " one embodiment ", " some embodiments ", " example ", " specifically show
The description of example " or " some examples " etc. means to combine specific features, structure, material or the spy that the embodiment or example are described
Point is contained at least one embodiment of the present utility model or example.In this manual, to the schematic table of above-mentioned term
State and be necessarily directed to identical embodiment or example.Moreover, specific features, structure, material or the feature of description can be with
Combined in an appropriate manner in any one or more embodiments or example.In addition, in the case of not conflicting, this area
Technical staff the not be the same as Example or the feature of example and non-be the same as Example or example described in this specification can be entered
Row is combined and combined.
Preferred embodiment of the present utility model is the foregoing is only, it is all at this not to limit the utility model
Any modification, equivalent substitution and simple modifications for being made in utility model substantive content etc., should be included in of the present utility model
Within protection domain.
Claims (10)
1. a kind of new Computer oscilloscope, it is characterised in that：The Computer oscilloscope includes the signal condition electricity being sequentially connected
Road, governor circuit, PC, the signal conditioning circuit have input signal interface, and the governor circuit turns including simulation numeral
Parallel operation；The signal conditioning circuit is filtered to input signal, decay/amplification, electrical level shift processing, the simulation numeral turn
Signal after processing is converted to data signal by parallel operation, and oscilloscope display screen is PC display screen.
2. new Computer oscilloscope according to claim 1, it is characterised in that：The governor circuit also includes at signal
Manage circuit, the signal processing circuit control signal modulate circuit is filtered to input signal, decay/amplification, level shift
Signal after processing is converted to data signal, believes numeral by processing, the signal processing circuit control analog-digital converter
Number transmit to PC.
3. new Computer oscilloscope according to claim 2, it is characterised in that：The governor circuit also includes clock electricity
Road, the signal processing circuit control clock circuit triggering analog-digital converter is sampled to the signal after processing.
4. new Computer oscilloscope according to claim 3, it is characterised in that：The governor circuit has data storage
After device, the data of the analog-digital converter collection preset length, the data of preset length are stored in data storage.
5. new Computer oscilloscope according to claim 4, it is characterised in that：The signal processing circuit and PC it
Between connected by USB transmission line.
6. new Computer oscilloscope according to claim 5, it is characterised in that：The signal conditioning circuit includes filtering
Circuit, decay/amplifying circuit, level shift circuit, the filter circuit, decay/amplifying circuit, level shift circuit respectively with
Signal processing circuit is connected.
7. new Computer oscilloscope according to claim 6, it is characterised in that：The level shift circuit includes addition
Device circuit.
8. the new Computer oscilloscope according to claim 1 or 7, it is characterised in that：The power supply of the governor circuit connects
Mouth is connected with the USB interface of PC, and insulating power supply circuit and mu balanced circuit are in series between governor circuit and PC.
9. new Computer oscilloscope according to claim 1, it is characterised in that：The signal conditioning circuit has two
Input signal interface.
10. the new Computer oscilloscope according to claim 1,3 or 9, it is characterised in that：The governor circuit also includes
Reset circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201621205036.4U CN206515381U (en) | 2016-11-09 | 2016-11-09 | A kind of new Computer oscilloscope |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201621205036.4U CN206515381U (en) | 2016-11-09 | 2016-11-09 | A kind of new Computer oscilloscope |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN206515381U true CN206515381U (en) | 2017-09-22 |
Family
ID=59860661
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201621205036.4U Expired - Fee Related CN206515381U (en) | 2016-11-09 | 2016-11-09 | A kind of new Computer oscilloscope |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN206515381U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106405185A (en) * | 2016-11-09 | 2017-02-15 | 广州市工贸技师学院 | Novel computer oscilloscope |
| CN108089044A (en) * | 2017-12-14 | 2018-05-29 | 信利光电股份有限公司 | A kind of analog oscilloscope system and device |
-
2016
- 2016-11-09 CN CN201621205036.4U patent/CN206515381U/en not_active Expired - Fee Related
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106405185A (en) * | 2016-11-09 | 2017-02-15 | 广州市工贸技师学院 | Novel computer oscilloscope |
| CN108089044A (en) * | 2017-12-14 | 2018-05-29 | 信利光电股份有限公司 | A kind of analog oscilloscope system and device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100466967C (en) | Portable pulse detecting device by continuous recoding | |
| CN104376884B (en) | Portable reactivity meter for carrying out full measuring range automatic monitoring on reactor signal, and reactivity correction method | |
| CN104013398B (en) | Multi-parameter physiology signal simulator self-checking device | |
| CN101603979A (en) | Embedded computer electrometric integrated instrument | |
| CN103412183B (en) | The real-time matching measurement device of multi-channel current type radiation detection | |
| CN206945765U (en) | Signal generator and system | |
| CN206515381U (en) | A kind of new Computer oscilloscope | |
| CN203564234U (en) | Electrocardiosignal acquisition device based on USB (Universal Series Bus) transmission | |
| CN208861171U (en) | The circuit structure of synchronous acquisition protective device whole phasor | |
| CN106405185A (en) | Novel computer oscilloscope | |
| CN202886469U (en) | Digital spectrum analyzer based on FPGA (Field Programmable Gate Array) | |
| CN203054048U (en) | Touch and portable-type digital storage oscilloscope based on NIOS II platform | |
| CN106910401A (en) | A kind of multifunctional virtual electronic instrument | |
| CN204302709U (en) | A kind of hand-held signal generator | |
| CN113092827A (en) | Electronic component testing system and method based on virtual instrument | |
| CN206210220U (en) | A kind of multifunctional virtual electronic instrument | |
| CN107991612A (en) | A kind of wind-driven generator ability meter | |
| CN107422214B (en) | A kind of testing device for touch screens | |
| CN207070015U (en) | A kind of solar cell panel assembly portable tester | |
| CN102621366B (en) | A kind of oscillograph | |
| CN203885493U (en) | Automatic calibrator for multi-parameter physiological signal simulator | |
| CN104615030A (en) | Portable function signal generator | |
| CN106771790A (en) | A kind of switch cubicle energizing test platform | |
| CN206573660U (en) | A kind of switch cubicle energizing test platform | |
| CN206920575U (en) | A kind of practical power parameter detection means |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20170922 Termination date: 20181109 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |