CN206370824U - A kind of five Real-time Delay devices - Google Patents
A kind of five Real-time Delay devices Download PDFInfo
- Publication number
- CN206370824U CN206370824U CN201720069997.5U CN201720069997U CN206370824U CN 206370824 U CN206370824 U CN 206370824U CN 201720069997 U CN201720069997 U CN 201720069997U CN 206370824 U CN206370824 U CN 206370824U
- Authority
- CN
- China
- Prior art keywords
- circuit
- delayer
- real
- control signal
- signal input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Networks Using Active Elements (AREA)
Abstract
The utility model belongs to technical field of electronic communication, in particular to a kind of five Real-time Delay devices.The delayer chip apparatus includes digital control circuit, delay circuit and direct current the calibration circuit being electrical connected successively, and digital control circuit is used for the delay time for controlling delay circuit, and direct current calibration circuit is used for loss when thermal compensation signal passes through delay circuit.10ps, 20ps, 40ps, 80ps, 160ps Real-time Delay device are integrated in same chip by the utility model, delayer are controlled by digital control circuit, so as to reach optional time long delay in 310ps；Then the bias that circuit calibrates the first reversed feedback amplifier circuit and the second reversed feedback amplifier circuit, loss of the thermal compensation signal in delay circuit are calibrated by direct current；So that five Real-time Delay utensils have the advantages that bandwidth, error be small, stability is high.
Description
Technical field
The utility model is related to a kind of five Real-time Delay devices, belongs to technical field of electronic communication.
Background technology
Microwave refers to the electromagnetic wave in 300MHz~300GHz frequency ranges, and monolithic integrated microwave circuit is to be operated in microwave
The small-sized integrated chip of frequency range, it is the height of the maturation of the development of semiconductor fabrication, particularly transistor technology and generation
Frequency functional circuit.Monolithic integrated microwave circuit has become the mainstay of the various high-tech arms of current development, is widely used in
Radar, communication field, play an important role in national defense construction and national economy construction.
Real-time Delay device chip application can offset antenna aperature effect in phased array antenna, be RECTIFYING ANTENNA scanning beam
Point to the effective technology measure of skew.The phase shifter of tradition application in antennas play identical, but there is power attenuation
Greatly, scan band is narrow, easily by electromagnetic interference the shortcomings of.
Utility model content
The utility model provides a kind of five Real-time Delay devices, it is intended that solving on present in prior art
State problem.
The technical solution of the utility model is as follows：
A kind of five Real-time Delay devices include delayer body, digital control circuit, delay circuit and direct current calibration circuit,
Delayer body is provided with the digital control circuit being electrical connected successively, delay circuit and direct current calibration circuit.
In embodiment of the present utility model, above-mentioned digital control circuit includes the first control signal input, the second control
Signal input part processed, the 3rd control signal input, the 4th control signal input and the 5th control signal input.
In embodiment of the present utility model, above-mentioned delay circuit include be electrical connected successively the first attenuator, one
10ps delayers, 20ps delayer, 40ps delayer, the first reversed feedback amplifier, 80ps delayer, one
160ps delayers, the second attenuator, the second reversed feedback amplifier.
In embodiment of the present utility model, the first control signal input, the second control in above-mentioned digital control circuit
Signal input part processed, the 3rd control signal input, the 4th control signal input and the 5th control signal input respectively with
A 10ps delayer, a 20ps delayer, a 40ps delayer, a 80ps delayer in delay circuit and one
160ps delayers are corresponded and are electrical connected each other.
In embodiment of the present utility model, provided with direct current calibration circuit 3 respectively at the first reversed feedback amplifier 24 and the
Two reversed feedback amplifiers 28 are electrical connected.
The beneficial effects of the utility model are：The utility model is by 10ps, 20ps, 40ps, 80ps, 160ps Real-time Delay
Device is integrated in same chip, delayer is controlled by digital control circuit, so as to reach optional time long delay in 310ps；Then
The bias that circuit calibrates the first reversed feedback amplifier and the second reversed feedback amplifier is calibrated by direct current, thermal compensation signal is in delay electricity
Loss in road；So that five Real-time Delay utensils of the Wide band high performance have, bandwidth, error be small, stability is high
Advantage.
Brief description of the drawings
, below will be to required in embodiment in order to illustrate more clearly of the technical scheme of the utility model embodiment
The accompanying drawing used is briefly described, it will be appreciated that the following drawings illustrate only some embodiments of the present utility model, therefore not
The restriction to scope is should be considered as, for those of ordinary skill in the art, on the premise of not paying creative work,
Other related accompanying drawings can also be obtained according to these accompanying drawings.
Five Real-time Delay device chip structure figures of Wide band high performance that Fig. 1 the utility model is provided.
Shown in figure：Five Real-time Delay device chips of 100- Wide band high performances；1- digital control circuits；10- first is controlled
Signal input part processed；The control signal inputs of 12- second；The control signal inputs of 14- the 3rd；The control signals of 16- the 4th are inputted
End；The control signal inputs of 18- the 5th；2- delay circuits；20 first attenuators；21-10ps delayers；22-20ps delayers；
23-40ps delayers；The reversed feedback amplifiers of 24- first；25-80ps delayers；26-160ps delayers；The attenuators of 27- second；
The reversed feedback amplifiers of 28- second；3- direct currents calibrate circuit；4- delayer bodies.
Embodiment
The utility model is further illustrated with reference to the accompanying drawings and examples.
To make the purpose, technical scheme and advantage of the utility model embodiment clearer, below in conjunction with this practicality
Accompanying drawing in new embodiment, the technical scheme in the utility model embodiment is clearly and completely described, and shows
So, described embodiment is a part of embodiment of the utility model, rather than whole embodiments.Therefore, below
It is new that the detailed description of embodiment of the present utility model to providing in the accompanying drawings is not intended to limit this claimed practicality
The scope of type, but it is merely representative of selected embodiment of the present utility model.Based on the embodiment in the utility model, ability
The every other embodiment that domain those of ordinary skill is obtained under the premise of creative work is not made, belongs to this practicality
Novel protected scope.
In description of the present utility model, it is to be understood that the term of indicating position or position relationship is based on accompanying drawing
Shown orientation or position relationship, are for only for ease of description the utility model and simplify description, rather than indicate or imply institute
The equipment or element of finger must have specific orientation, with specific azimuth configuration and operation, therefore it is not intended that to this reality
With new limitation.
In the utility model, unless otherwise clearly defined and limited, term " installation ", " connected ", " connection ", " Gu
It is fixed " etc. term should be interpreted broadly, for example, it may be fixedly connected or be detachably connected, or integrally；Can be
Mechanically connect or electrically connect；Can be joined directly together, can also be indirectly connected to by intermediary, can be two
The connection of element internal or the interaction relationship of two elements.For the ordinary skill in the art, can basis
Concrete condition understands concrete meaning of the above-mentioned term in the utility model.
In the utility model, unless otherwise clearly defined and limited, fisrt feature is on or below second feature
Can directly it be contacted including the first and second features, it is not direct contact but by it that can also include the first and second features
Between other characterisation contact.Moreover, fisrt feature is on second feature, top and above include fisrt feature the
Directly over two features and oblique upper, or fisrt feature level height is merely representative of higher than second feature.Fisrt feature is special second
Under levying, lower section and fisrt feature included below are immediately below second feature and obliquely downward, or are merely representative of fisrt feature level
Highly it is less than second feature.
Embodiment：
Present embodiments providing a kind of five Real-time Delay devices 100 includes delayer body 4, digital control circuit 1, delay
Circuit 2 and direct current calibration circuit 3, delayer body 4 are provided with digital control circuit 1, the and of delay circuit 2 being electrical connected successively
Direct current calibrates circuit 3.
Digital control circuit 1 includes the first control signal input 10, the second control signal input the 12, the 3rd control letter
Number input 14, the 4th control signal input 16 and the 5th control signal input 18.
The first attenuator 20 that delay circuit 2 includes being electrical connected successively, 10ps delayers 21, a 20ps delay
Device 22,40ps delayer 23, the first reversed feedback amplifier 24,80ps delayer 25,160ps delayer 26,
Second attenuator 27, the second reversed feedback amplifier 28.
The first control signal input 10, the second control signal input the 12, the 3rd control letter in digital control circuit 1
Number input 14, the 4th control signal input 16 and the 5th control signal input 18 respectively with one in delay circuit 2
10ps delayers 21, a 20ps delayer 22, a 40ps delayer 23, a 80ps delayer 25 and a 160ps prolong
When device 26 correspond and be electrical connected each other.
Direct current calibration circuit 3 is additionally provided with, calibration one end of circuit 3 is connected with the first reversed feedback amplifier 24, the other end and the
Two reversed feedback amplifiers 28 are connected.
In the present embodiment, above-mentioned direct current calibration circuit includes at least one calibration circuit.
In the present embodiment, above-mentioned first attenuator 20 includes the attenuator of two series connection.
In the present embodiment, the material of above-mentioned delayer body 4 is GaAs.
The operation principle of a kind of five Real-time Delay devices 100 that the utility model is provided is：External radio-frequency signal enters five
During the Real-time Delay device 100 of position, pass sequentially through the first attenuator 20,10ps delayer 21,20ps delayer 22, one
40ps delayers 23, the first reversed feedback amplifier 24,80ps delayers 25,160ps delayers 26, second attenuator
27 and second reversed feedback amplifier 28：If desired line delay is entered to radiofrequency signal, then by external digital control system to numeral
Control circuit 1 in the first control signal input 10, the second control signal input 12, the 3rd control signal input 14,
4th control signal input 16 and the 5th control signal input 18 input respective value to control a 10ps delay respectively
Device 21, a 20ps delayer 22, a 40ps delayer 23, a 80ps delayer 25 and 160ps delayer 26
Open or close, so as to realize the delay of optional duration in 310ps；If line delay need not be entered to radiofrequency signal, by digital control
First control signal input 10, second control signal input 12, threeth control signal of the system into digital control circuit 1
Input 14, the 4th control signal input 16 and the 5th control signal input 18 input respective value so that a 10ps
Delayer 21, a 20ps delayer 22, a 40ps delayer 23, a 80ps delayer 25 and a 160ps delayer
26 are in closed mode, now, and the radiofrequency signal of five Real-time Delay devices, 100 pairs of inputs does not do delay directly output.
A kind of five Real-time Delay devices that the utility model is provided have the beneficial effect that：The utility model by 10ps, 20ps,
40ps, 80ps, 160ps Real-time Delay device are integrated in same chip, delayer are controlled by digital control circuit, so as to reach
Optional time long delay in 310ps；Then circuit is calibrated by direct current and calibrates the first reversed feedback amplifier circuit and the second negative-feedback
The bias of amplifier circuit, loss of the thermal compensation signal in delay circuit；So that five Real-time Delay utensils have frequency band
The wide, advantage that error is small, stability is high.
It is described above, not make any formal limitation to the utility model, although the utility model is with embodiment
It is disclosed above, but the utility model is not limited to, any those skilled in the art are new not departing from this practicality
In the range of type technical scheme, when the technology contents using the disclosure above make a little change or are modified to the equivalent of equivalent variations
Embodiment, as long as being the content without departing from technical solutions of the utility model, according to technical spirit of the present utility model to real above
Any simple modification, equivalent variations and modification that example made are applied, in the range of still falling within technical solutions of the utility model.
Claims (5)
1. a kind of five Real-time Delay devices, it is characterised in that five Real-time Delay devices include delayer body, digital control
Circuit, delay circuit and direct current calibration circuit, delayer body are provided with the digital control circuit being electrical connected successively, delay electricity
Road and direct current calibration circuit.
2. a kind of five Real-time Delay devices according to claim 1, it is characterised in that digital control circuit includes the first control
Signal input part processed, the second control signal input, the 3rd control signal input, the 4th control signal input and the 5th control
Signal input part processed.
3. a kind of five Real-time Delay devices according to claim 2, it is characterised in that delay circuit includes electrical phase successively
The first attenuator even, 10ps delayer, 20ps delayer, 40ps delayer, the first reversed feedback amplifier,
One 80ps delayers, 160ps delayers, the second attenuator, second reversed feedback amplifier.
4. a kind of five Real-time Delay devices according to claim 3, it is characterised in that in the digital control circuit
One control signal input, the second control signal input, the 3rd control signal input, the 4th control signal input and
Five control signal inputs respectively with a 10ps delayer in the delay circuit, 20ps delayers, a 40ps
Delayer, a 80ps delayer and a 160ps delayer are corresponded and are electrical connected each other.
5. a kind of five Real-time Delay devices according to claim 1, it is characterised in that the direct current calibration circuit on one side and
First reversed feedback amplifier is electrical connected, and one end and the second reversed feedback amplifier are electrical connected.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201720069997.5U CN206370824U (en) | 2017-01-17 | 2017-01-17 | A kind of five Real-time Delay devices |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201720069997.5U CN206370824U (en) | 2017-01-17 | 2017-01-17 | A kind of five Real-time Delay devices |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN206370824U true CN206370824U (en) | 2017-08-01 |
Family
ID=59390785
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201720069997.5U Expired - Fee Related CN206370824U (en) | 2017-01-17 | 2017-01-17 | A kind of five Real-time Delay devices |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN206370824U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108089157A (en) * | 2017-12-11 | 2018-05-29 | 广东黑林通信技术有限公司 | A kind of multi-channel digital control delayer |
-
2017
- 2017-01-17 CN CN201720069997.5U patent/CN206370824U/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108089157A (en) * | 2017-12-11 | 2018-05-29 | 广东黑林通信技术有限公司 | A kind of multi-channel digital control delayer |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Li et al. | An eight-element 140-GHz wafer-scale IF beamforming phased-array receiver with 64-QAM operation in CMOS RFSOI | |
| CN106058480B (en) | A kind of any polarized wave generates and calibration method | |
| Shopov et al. | A ${D} $-Band Digital Transmitter with 64-QAM and OFDM Free-Space Constellation Formation | |
| CN101019032A (en) | Circuit for detecting the impedance of a load | |
| CN103618519B (en) | Ultra wide band high-linearity active phase shifter | |
| Wu et al. | A 51.5-64.5 GHz active phase shifter using linear phase control technique with 1.4 phase resolution in 65-nm CMOS | |
| WO2024067226A1 (en) | Balanced radio frequency power amplifier, radio frequency front-end module, and electronic device | |
| CN103368504A (en) | Reflection-type nonlinear pre-distortion circuit | |
| Lohmiller et al. | SiGe BiCMOS X-band transceiver-chip for phased-array systems | |
| Uzunkol et al. | A 65 GHz LNA/phase shifter with 4.3 dB NF using 45 nm CMOS SOI | |
| CN206370824U (en) | A kind of five Real-time Delay devices | |
| Zhao et al. | A 33–41-GHz SiGe-BiCMOS digital step attenuator with minimized unit impedance variation | |
| CN203596804U (en) | Ultra-wideband high-linearity phase shifter | |
| Chen et al. | A 40-GHz load modulated balanced power amplifier using unequal power splitter and phase compensation network in 45-nm SOI CMOS | |
| Yu et al. | A 39 GHz dual-channel transceiver chipset with an advanced LTCC package for 5G multi-beam MIMO systems | |
| CN107332538A (en) | Digital phase shifter | |
| Liu et al. | A 36–91 GHz Broadband Beamforming Transmitter Architecture With Phase Error Between 1.2$^\circ $–2.8$^\circ $ for Joint Communication and Sensing | |
| CN208548882U (en) | A kind of small-sized Direct Conversion wide band radio-frequency reception system | |
| CN206506502U (en) | A kind of three numerical-control attenuator chips | |
| Hettak et al. | High-power broadband GaN HEMT SPST/SPDT switches based on resonance inductors and shunt-stacked transistors | |
| CN204144404U (en) | Subminiature microwave broadband Adjustable Phase Shift attenuator | |
| CN109216848A (en) | Mixed branch line coupler that is a kind of while realizing frequency and function point ratio reconstruct | |
| Han et al. | The design of a 60 GHz low loss hybrid phase shifter with 360 degree phase shift | |
| CN104157933A (en) | Microminiature adjustable microwave broadband phase shift attenuator | |
| Wane et al. | Broadband smart mmWave front-end-modules in advanced FD-SOI with adaptive-biasing and tuning of distributed antenna-arrays |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20170801 Termination date: 20180117 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |