CN205844712U - Array base palte and display floater - Google Patents
Array base palte and display floater Download PDFInfo
- Publication number
- CN205844712U CN205844712U CN201620819791.5U CN201620819791U CN205844712U CN 205844712 U CN205844712 U CN 205844712U CN 201620819791 U CN201620819791 U CN 201620819791U CN 205844712 U CN205844712 U CN 205844712U
- Authority
- CN
- China
- Prior art keywords
- color blocking
- pixel
- sub
- array base
- base palte
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Abstract
This utility model embodiment discloses a kind of array base palte and display floater, including: underlay substrate；Being positioned at underlay substrate side mutually insulated and a plurality of data lines arranged in a crossed manner, multi-strip scanning line and color blocking layer, a plurality of data lines and multi-strip scanning line limit multiple sub-pixel, multiple sub-pixels include the first sub-pixel, the second sub-pixel and the 3rd sub-pixel；Color blocking layer includes multiple color blocking, multiple color blockings include the first color blocking, the second color blocking and tertiary color resistance, the light transmittance of tertiary color resistance is less than the first color blocking and the light transmittance of the second color blocking, and on the direction being perpendicular to array base palte surface, the thickness of tertiary color resistance is less than the first color blocking and the thickness of the second color blocking, so that the shadow region that rubs is concentrated on the region that tertiary color resistance is corresponding, improve black picture light leak and the phenomenon of contrast deficiency in display picture, improve the display quality of display picture.
Description
Technical field
This utility model relates to Display Technique field, particularly relates to a kind of array base palte and one includes this array base palte
Display floater.
Background technology
Along with the development of Display Technique, the application of display panels is more and more extensive.Display panels more comes at present
The most is arranged on array base palte side by color blocking layer, to improve the para-position precision of the corresponding sub-pixel of each color blocking.But,
During owing to specifically making, the color blocking thickness of different colours is different, and under the development trend of low cost, lower-cost organic membrane
It is poor that layer cannot make up the different section caused of each color blocking thickness so that the region of color blocking thickness relative thin produces low-lying district, thus
When causing the alignment film friction matching in array substrate can there is friction shadow region in the low-lying district of array base palte, causes display surface
Black picture light leak and the phenomenon of contrast deficiency, the display quality of impact display picture is there is in plate when display.
Utility model content
For solving above-mentioned technical problem, this utility model embodiment provides a kind of array base palte and includes this array base
The display floater of plate, to provide the display quality of display picture.
For solving the problems referred to above, this utility model embodiment provides following technical scheme:
A kind of array base palte, including:
Underlay substrate；
It is positioned at described underlay substrate side mutually insulated and a plurality of data lines arranged in a crossed manner and multi-strip scanning line, described many
Data line and multi-strip scanning line limit multiple sub-pixel, and the plurality of sub-pixel includes the first sub-pixel, the second sub-pixel
With the 3rd sub-pixel；
With the color blocking layer that described a plurality of data lines and scan line are positioned at described underlay substrate the same side, described color blocking layer includes
Multiple color blockings, the plurality of color blocking includes the first color blocking, the second color blocking and tertiary color resistance, and the light transmittance of described tertiary color resistance is less than
Described first color blocking and the light transmittance of described second color blocking；
Wherein, described first color blocking is corresponding with described first sub-pixel, described second color blocking and described second sub-pixel pair
Should, the resistance of described tertiary color is corresponding with described 3rd sub-pixel, and on the direction being perpendicular to described array base palte surface, and described the
The thickness of three color blockings is less than described first color blocking and the thickness of described second color blocking.
Optionally, the light transmittance of described second color blocking is less than the light transmittance of described first color blocking.
Optionally, it is being perpendicular in described array base palte surface direction, described in the thickness ＜ of 0.75 times of described second color blocking
The thickness of the second color blocking described in the thickness ＜ of tertiary color resistance.
Optionally, the thickness of described second color blocking of thickness ＜ 1.2 times of the thickness of described second color blocking≤described first color blocking
Degree.
Optionally, described first color blocking is red color resistance, and described second color blocking is green color blocking, and the resistance of described tertiary color is indigo plant
Color color blocking.
Optionally, the side that described color blocking layer deviates from described underlay substrate is provided with planarization layer.
Optionally, also include:
The thin film transistor (TFT) electrically connected with described data wire and described scan line；
The pixel electrode electrically connected with described thin film transistor (TFT)；
With the public electrode that described pixel electrode forms plane electric fields；
Wherein, the grid of described thin film transistor (TFT) electrically connects with described scan line, and source electrode electrically connects with described data wire, leakage
Pole electrically connects with described pixel electrode, under the control of described scan line, the data signal that described data wire inputs is exported to
Described pixel electrode, by controlling the electric field intensity between described pixel electrode and described public electrode, controls this film crystal
The display of the described sub-pixel that pipe is corresponding.
Optionally, in a described sub-pixel, the pixel electrode that described sub-pixel is corresponding is a monoblock electrode, described sub-picture
The public electrode that element is corresponding includes the sub-public electrode of multiple electrical connection.
Optionally, in a described sub-pixel, the pixel electrode that described sub-pixel is corresponding includes the sub-picture of multiple electrical connection
Element electrode, the public electrode that described sub-pixel is corresponding is a monoblock electrode.
Optionally, in a described sub-pixel, the pixel electrode that described sub-pixel is corresponding includes the sub-picture of multiple electrical connection
Element electrode, the public electrode that described sub-pixel is corresponding includes the sub-public electrode of multiple electrical connection, described pixel electrode and institute
State sub-public electrode to be arranged alternately.
Optionally, described pixel electrode and described public electrode are positioned at described color blocking layer and deviate from the one of described underlay substrate
Side.
A kind of display floater, including the array base palte being oppositely arranged and counter substrate, described array base palte is any of the above-described
Array base palte described in Xiang.
Compared with prior art, technique scheme has the advantage that
The array base palte that this utility model embodiment is provided, including: it is positioned at underlay substrate side mutually insulated and intersection
The a plurality of data lines arranged and scan line, described a plurality of data lines and scan line limit multiple sub-pixel；With described a plurality of number
Be positioned at the color blocking layer of described underlay substrate the same side according to line and scan line, described color blocking layer includes multiple color blocking, the plurality of color
Resistance includes the first color blocking, the second color blocking and tertiary color resistance, wherein, the light transmittance of described tertiary color resistance less than described first color blocking and
The light transmittance of described second color blocking, and on the direction being perpendicular to described array base palte surface, the thickness of described tertiary color resistance is little
In described first color blocking and the thickness of described second color blocking, thus the friction shadow region in described array base palte is concentrated on described
The region that tertiary color resistance is corresponding, the light transmittance hindered due to described tertiary color is less than described first color blocking and the printing opacity of the second color blocking
Rate, minimum to the sensitivity of light leak, therefore, the array base palte that this utility model embodiment is provided can improve in display picture
Black picture light leak and the phenomenon of contrast deficiency, improve the display quality of display picture.
Accompanying drawing explanation
In order to be illustrated more clearly that this utility model embodiment or technical scheme of the prior art, below will be to embodiment
Or the required accompanying drawing used is briefly described in description of the prior art, it should be apparent that, the accompanying drawing in describing below is only
It is embodiments more of the present utility model, for those of ordinary skill in the art, in the premise not paying creative work
Under, it is also possible to other accompanying drawing is obtained according to these accompanying drawings.
The structural representation of the array base palte that Fig. 1 is provided by one embodiment of this utility model；
The structural representation of the array base palte that Fig. 2 is provided by another embodiment of this utility model；
The structural representation of the array base palte that Fig. 3 is provided by another embodiment of this utility model；
The structural representation of the array base palte that Fig. 4 is provided by another embodiment of this utility model；
The top view of the array base palte that Fig. 5 is provided by one embodiment of this utility model；
In the array base palte that Fig. 6 is provided by Fig. 5, a kind of top view of a sub-pixel；
In the array base palte that Fig. 7 is provided by Fig. 5, the another kind of top view of a sub-pixel
In the array base palte that Fig. 8 is provided by Fig. 5, another top view of a sub-pixel；
The structural representation of the array base palte that Fig. 9 is provided by this utility model further embodiment；
The structural representation of the display floater that Figure 10 is provided by one embodiment of this utility model.
Detailed description of the invention
Below in conjunction with the accompanying drawing in this utility model embodiment, the technical scheme in this utility model embodiment is carried out
Clearly and completely describe, it is clear that described embodiment is only a part of embodiment of this utility model rather than whole
Embodiment.Based on the embodiment in this utility model, those of ordinary skill in the art are not under making creative work premise
The every other embodiment obtained, broadly falls into the scope of this utility model protection.
Elaborate a lot of detail in the following description so that fully understanding this utility model, but this practicality is new
Type can also use other to be different from alternate manner described here to implement, and those skilled in the art can be without prejudice to this reality
Doing similar popularization in the case of novel intension, therefore this utility model is not limited by following public specific embodiment.
As it is shown in figure 1, this utility model embodiment provides the structural representation of a kind of array base palte.At this utility model
In embodiment, described array base palte includes:
Underlay substrate 10；
It is positioned at described underlay substrate 10 side mutually insulated and a plurality of data lines 20 arranged in a crossed manner and multi-strip scanning line 30,
Described a plurality of data lines 20 and multi-strip scanning line 30 limit multiple sub-pixel 50, and the plurality of sub-pixel 50 includes the first sub-picture
Element the 51, second sub-pixel 52 and the 3rd sub-pixel 53；
With the color blocking layer 40 that described a plurality of data lines 20 and multi-strip scanning line 30 are positioned at described underlay substrate 10 the same side, institute
State color blocking layer 40 and include that multiple color blocking, the plurality of color blocking include first color blocking the 41, second color blocking 42 and tertiary color resistance 43, described
The light transmittance of tertiary color resistance 43 is less than described first color blocking 41 and the light transmittance of described second color blocking 42；
Wherein, described first color blocking 41 is corresponding with described first sub-pixel 51, described second color blocking 42 and described second son
Pixel 52 is corresponding, and the resistance 43 of described tertiary color is corresponding with described 3rd sub-pixel 53, and is being perpendicular to described array base palte surface
On direction, the thickness of described tertiary color resistance 43 is less than described first color blocking 41 and the thickness of described second color blocking 42.
It should be noted that in this utility model embodiment, the light transmittance of described tertiary color resistance 43 is less than described first
The light transmittance of color blocking 41 and described second color blocking 42 refers on the premise of equal area and same thickness, described tertiary color resistance 43
Light transmittance less than described first color blocking 41 and the light transmittance of described second color blocking 42.Wherein, described area refers to that color blocking is along flat
The sectional area of the row plane in described array base palte surface, the table extending perpendicularly to described array base palte of described thickness
Face.
Owing to the light transmittance of described tertiary color resistance 43 is less than described first color blocking 41 and the light transmittance of the second color blocking 42, to leakage
The sensitivity of light is minimum, therefore, the array base palte that this utility model embodiment is provided, it is being perpendicular to described array base palte surface
Direction on, by described tertiary color resistance 43 thickness be set smaller than described first color blocking 41 and the thickness of described second color blocking 42
Degree, and generally array base palte needs to make alignment film (not shown) away from the outside of underlay substrate 10, and alignment film is rubbed
Wiping orientation, owing to the thickness of tertiary color resistance 43 is minimum, in array base palte, tertiary color hinders the position of 43 correspondences and the most easily occurs rubbing not
Good phenomenon and form friction shadow region and produce light leak, and tertiary color resistance is 43 minimum to the sensitivity of light leak, the most above-mentioned setting
Friction shadow region in described array base palte can be concentrated on described tertiary color and hinder the region of 43 correspondences by method, thus improves aobvious
Show black picture light leak and the phenomenon of contrast deficiency in picture, improve the display quality of display picture.
Although also, it should be noted in the array base palte shown in Fig. 1, described data wire 20 is positioned at described scan line 30 He
Between described underlay substrate 10, but this is not limited by this utility model, in other embodiments of the present utility model, described
Data wire 20 may be located on described scan line 30 and deviates from the side of described underlay substrate 10, as in figure 2 it is shown, Fig. 2 is this practicality
The structural representation of the array base palte that another embodiment novel is provided, specifically depends on the circumstances.
As it is shown on figure 3, Fig. 3 shows the structural representation of the array base palte that another embodiment of this utility model provided
Figure, is positioned at described data wire 20 with color blocking layer described in Fig. 1 40 and described scan line 30 deviates from described underlay substrate 10 side not
With, in this utility model embodiment, described color blocking layer 40 is positioned at described data wire 20 and described scan line 30 towards described lining
Substrate 10 side.But this is not limited by this utility model, specifically depend on the circumstances.
On the basis of any of the above-described embodiment, in an embodiment of the present utility model, described second color blocking 42
Light transmittance is less than the light transmittance of described first color blocking 41.It should be noted that in this utility model embodiment, described second color
The light transmittance of resistance 42 refers on the premise of equal area and same thickness less than the light transmittance of described first color blocking 41, described the
The light transmittance of two color blockings 42 is less than the light transmittance of described first color blocking 41.
On the basis of above-described embodiment, in an embodiment of the present utility model, it is being perpendicular to described array base palte
In surface direction, the second color blocking 42 described in the thickness ＜ of tertiary color resistance 43 described in the thickness ＜ of 0.75 times of described second color blocking 42
Thickness, with reduce described tertiary color resistance 43 and described second color blocking 42 between difference in thickness thus reduce described tertiary color resistance 43
And the area in the shadow region that rubs between described second color blocking 42, improves black picture light leak and not enough the showing of contrast in display picture
As, and avoid causing described second color blocking 42 corresponding owing to the difference in thickness of described second color blocking 42 and tertiary color resistance 43 is relatively big
The second sub-pixel 52 and the display brightness difference of tertiary color the 3rd sub-pixel 53 that hinders 43 correspondences excessive, cause display quality
Reduce.
On the basis of above-described embodiment, in an embodiment of the present utility model, the thickness of described second color blocking 42
Less than the thickness of described first color blocking 41, with by the friction shadow region collection between described first color blocking 41 and described second color blocking 42
In in the region of described second color blocking 42 correspondence.Due to compared to described first color blocking 41, the light transmittance of described second color blocking 42
Less, insensitive to light leak, therefore, and the array base palte that this utility model embodiment is provided, it is being perpendicular to described array base palte
On the direction on surface, the thickness of described second color blocking 42 is set smaller than the thickness of described first color blocking 41, can be by described
Friction shadow region between first color blocking 41 and the second color blocking 42 concentrates on the region of described second color blocking 42 correspondence, thus enters one
Step improves black picture light leak and the phenomenon of contrast deficiency in display picture, improves the display quality of display picture.Need
Illustrate, if the thickness of described second color blocking 42 is equal to the thickness of described first color blocking 41, the most described first color blocking 41 with
Friction shadow region is there will be no, it will be also be appreciated that fall into protection domain of the present utility model between described second color blocking 42.
On the basis of above-described embodiment, in an embodiment of the present utility model, the thickness of described second color blocking 42
The thickness of described second color blocking 42 of thickness ＜ 1.2 times of≤described first color blocking 41, to reduce described first color blocking 41 with described
Difference in thickness between second color blocking 42, thus reduce friction shadow region area, improve display picture in black picture light leak and
The phenomenon that contrast is not enough, avoids causing institute owing to the difference in thickness of described first color blocking 41 and the second color blocking 42 is relatively big simultaneously
State the first sub-pixel 51 of the first color blocking 41 correspondence and the display brightness difference mistake of the second sub-pixel 52 of the second color blocking 42 correspondence
Greatly, the reduction of display quality is caused.
Concrete, in an embodiment of the present utility model, described array base palte includes red sub-pixel, green sub-picture
Element and blue subpixels, then, in this utility model embodiment, described first sub-pixel 51 is red sub-pixel, described first color
Resistance 41 is red color resistance, and described second sub-pixel 52 is green sub-pixels, and described second color blocking 42 is green color blocking, the described 3rd
Sub-pixel 53 is blue subpixels, and described tertiary color resistance 43 is blue color blocking.But this is not limited by this utility model, at this
In other embodiments of utility model, described array base palte can also include other sub-pictures such as white sub-pixels or yellow sub-pixel
Element, specifically depends on the circumstances.Additionally, in above-described embodiment, from left to right with first sub-pixel the 51, second sub-pixel in accompanying drawing
52, the order arrangement of the 3rd sub-pixel 53, but this is not limited by this utility model, in other embodiments of the present utility model
In, it is also possible to arrange with other orders.
As shown in Figure 4, Fig. 4 shows the structural representation of array base palte that another embodiment of this utility model provided
Figure, in this utility model embodiment, described color blocking layer 40 deviates from the side of described underlay substrate 10 and is provided with planarization layer 60,
With utilize described planarization layer 60 alleviate due to the thickness difference between described first color blocking 41 and described second color blocking 42, described
The thickness between thickness difference and described second color blocking 42 and described tertiary color resistance 43 between one color blocking 41 and described tertiary color resistance 43
In the display picture that degree is poor and causes, black picture light leak and the phenomenon of contrast deficiency, improve display quality.
Although it should be noted that above embodiments only show in the array base palte shown in Fig. 1, described planarization layer
60 are positioned at described color blocking layer 40, described data wire 20 and the top of described scan line 30, and described color blocking layer 40, described is completely covered
Data wire 20 and described scan line 30, but in the array base palte shown in Fig. 2-Fig. 3, described planarization layer 60 is similarly positioned in described
Color blocking layer 40, described data wire 20 and the top of described scan line 30, be completely covered described color blocking layer 40, described data wire 20 and
Described scan line 30.
As it is shown in figure 5, the top view of array base palte that Fig. 5 is provided by one embodiment of this utility model.In this practicality
In new embodiment, described array base palte also includes:
The thin film transistor (TFT) 70 electrically connected with described data wire 20 and described scan line 30；
The pixel electrode 80 electrically connected with described thin film transistor (TFT) 70；
With the public electrode (not shown) that described pixel electrode 80 forms plane electric fields；
Wherein, the grid g of described thin film transistor (TFT) 70 electrically connects with described scan line 30, source electrode s and described data wire 20
Electrical connection, drain electrode d electrically connects with described pixel electrode 80, under the control of described scan line 30, is inputted by described data wire 20
Data signal export to described pixel electrode 80, by controlling the electric field between described pixel electrode 80 and described public electrode
Intensity, controls the display of the described sub-pixel 50 of this thin film transistor (TFT) 70 correspondence.
As shown in Figure 6, Fig. 6 shows in the array base palte that Fig. 5 is provided, a kind of top view of a sub-pixel.At this
In utility model embodiment, in a described sub-pixel, the pixel electrode 80 that described sub-pixel is corresponding is a monoblock electrode, described
The public electrode 90 that sub-pixel is corresponding includes the sub-public electrode 91 of multiple electrical connection, and in the present embodiment, public electrode 90 can
To be positioned at the side of pixel electrode 80 away from substrate substrate (not shown).
As it is shown in fig. 7, Fig. 7 shows in the array base palte that Fig. 5 is provided, the another kind of top view of a sub-pixel.?
In this utility model embodiment, in a described sub-pixel, the pixel electrode 80 that described sub-pixel is corresponding includes multiple electrical connection
Pixel electrode 81, the public electrode 90 that described sub-pixel is corresponding is a monoblock electrode, in the present embodiment, pixel electrode 80
May be located at the side of public electrode 90 away from substrate substrate (not shown).
As shown in Figure 8, Fig. 8 shows in the array base palte that Fig. 5 is provided, another top view of a sub-pixel.?
In this utility model embodiment, in a described sub-pixel, the pixel electrode 80 that described sub-pixel is corresponding includes multiple electrical connection
Pixel electrode 81, the public electrode 90 that described sub-pixel is corresponding includes the sub-public electrode 91 of multiple electrical connection, described son
Pixel electrode 81 and described sub-public electrode 91 are arranged alternately, and in the present embodiment, pixel electrode 80 and public electrode 90 are permissible
Arrange with layer, it is also possible to different layers is arranged.
As it is shown in figure 9, Fig. 9 shows the structural representation of the array base palte that this utility model further embodiment provided
Figure.In this utility model embodiment, described pixel electrode 80 and described public electrode 90 are positioned at described color blocking layer 40 and deviate from institute
Stating the side of underlay substrate 10, the most described color blocking layer 40 is positioned at described pixel electrode 80 and described public electrode 90 towards described lining
Substrate 10 side, so that described color blocking layer 40 will not be between described pixel electrode 80 and described public electrode 90, shadow
Ring the electric field between described pixel electrode 80 and described public electrode 90.But this is not limited by this utility model, in this reality
With in other novel embodiments, described color blocking layer 40 may be located on described pixel electrode 80 and described public electrode 90 deviates from
Described underlay substrate 10 side, or between described pixel electrode 80 and described public electrode 90, specifically depend on the circumstances.
Furthermore, it is necessary to explanation, in the present embodiment, it is positioned at the side of pixel electrode 90 away from substrate substrate 10 with public electrode 80
Illustrate, in other embodiments of the present utility model, it is also possible to combine with the technical scheme shown in Fig. 7 or Fig. 8, arrange
Color blocking layer is positioned at pixel electrode and public electrode towards underlay substrate side, and here is omitted.
As shown in Figure 10, Figure 10 shows the structural representation of display floater that one embodiment of this utility model provided
Figure.In this utility model embodiment, described display floater includes: include array base palte 100 and the counter substrate being oppositely arranged
200, in the present embodiment, described array base palte 100 is identical with the structure of array base palte shown in Fig. 9.But this utility model is real
Execute example and be not limited to this, array base palte can also is that array base palte that any one embodiment above-mentioned provides or with above-mentioned
The array base palte of an embodiment equivalent of anticipating.
It should be noted that the display floater that this utility model embodiment is provided is chosen as display panels, work as institute
Stating display floater when being display panels, described array base palte 100 is additionally provided with liquid crystal layer with described counter substrate 200, this
This is not limited by utility model, specifically depends on the circumstances.
In sum, this utility model embodiment is provided array base palte and include the display floater of this array base palte
In, described color blocking layer 40 includes that multiple color blocking, the plurality of color blocking include first color blocking the 41, second color blocking 42 and tertiary color resistance
43, wherein, the light transmittance of described tertiary color resistance 43 less than described first color blocking 41 and the light transmittance of described second color blocking 42, and
Being perpendicular on the direction on described array base palte surface, the thickness of described tertiary color resistance 43 is less than described first color blocking 41 and described the
The thickness of two color blockings 42, thus the friction shadow region in described array base palte is concentrated on described tertiary color and hinders the district of 43 correspondences
Territory, owing to the light transmittance of described tertiary color resistance 43 is less than described first color blocking 41 and the light transmittance of the second color blocking 42, to light leak not
Sensitivity, therefore, the array base palte that this utility model embodiment is provided can improve black picture light leak and contrast in display picture
The phenomenon that degree is not enough, improves the display quality of display picture.
In this specification, various piece uses the mode gone forward one by one to describe, and what each some importance illustrated is and other parts
Difference, between various piece, identical similar portion sees mutually.
Described above to the disclosed embodiments, makes professional and technical personnel in the field be capable of or uses this practicality new
Type.Multiple amendment to these embodiments will be apparent from for those skilled in the art, is determined herein
The General Principle of justice can realize in the case of without departing from spirit or scope of the present utility model in other embodiments.Cause
This, this utility model is not intended to be limited to embodiment illustrated herein, and is to fit to and principles disclosed herein and new
The widest scope that grain husk feature is consistent.
Claims (12)
1. an array base palte, it is characterised in that including:
Underlay substrate；
It is positioned at described underlay substrate side mutually insulated and a plurality of data lines arranged in a crossed manner and multi-strip scanning line, described a plurality of number
Limiting multiple sub-pixel according to line and multi-strip scanning line, the plurality of sub-pixel includes the first sub-pixel, the second sub-pixel and
Three sub-pixels；
With the color blocking layer that described a plurality of data lines and scan line are positioned at described underlay substrate the same side, described color blocking layer includes multiple
Color blocking, the plurality of color blocking includes the first color blocking, the second color blocking and tertiary color resistance, and the light transmittance of described tertiary color resistance is less than described
First color blocking and the light transmittance of described second color blocking；
Wherein, described first color blocking is corresponding with described first sub-pixel, and described second color blocking is corresponding with described second sub-pixel, institute
State tertiary color resistance corresponding with described 3rd sub-pixel, and on the direction being perpendicular to described array base palte surface, described tertiary color
The thickness of resistance is less than described first color blocking and the thickness of described second color blocking.
Array base palte the most according to claim 1, it is characterised in that the light transmittance of described second color blocking is less than described first
The light transmittance of color blocking.
Array base palte the most according to claim 2, it is characterised in that be perpendicular in described array base palte surface direction,
The thickness of the second color blocking described in the thickness ＜ of tertiary color resistance described in the thickness ＜ of 0.75 times of described second color blocking.
4. according to the array base palte described in Claims 2 or 3, it is characterised in that the thickness of described second color blocking≤described first
The thickness of described second color blocking of the thickness ＜ of color blocking 1.2 times.
5. according to the array base palte described in any one of claim 1-3, it is characterised in that described first color blocking is red color resistance,
Described second color blocking is green color blocking, and the resistance of described tertiary color is blue color blocking.
Array base palte the most according to claim 1, it is characterised in that described color blocking layer deviates from the side of described underlay substrate
It is provided with planarization layer.
Array base palte the most according to claim 1, it is characterised in that also include:
The thin film transistor (TFT) electrically connected with described data wire and described scan line；
The pixel electrode electrically connected with described thin film transistor (TFT)；
With the public electrode that described pixel electrode forms plane electric fields；
Wherein, the grid of described thin film transistor (TFT) electrically connects with described scan line, and source electrode electrically connects with described data wire, drain electrode with
Described pixel electrode electrically connects, and under the control of described scan line, exports the data signal that described data wire inputs to described
Pixel electrode, by controlling the electric field intensity between described pixel electrode and described public electrode, controls this thin film transistor (TFT) pair
The display of the described sub-pixel answered.
Array base palte the most according to claim 7, it is characterised in that in a described sub-pixel, described sub-pixel is corresponding
Pixel electrode be a monoblock electrode, the public electrode that described sub-pixel is corresponding includes the sub-public electrode of multiple electrical connection.
Array base palte the most according to claim 7, it is characterised in that in a described sub-pixel, described sub-pixel is corresponding
Pixel electrode include the pixel electrode of multiple electrical connection, the public electrode that described sub-pixel is corresponding is a monoblock electrode.
Array base palte the most according to claim 7, it is characterised in that in a described sub-pixel, described sub-pixel is corresponding
Pixel electrode include the pixel electrode of multiple electrical connection, the public electrode that described sub-pixel is corresponding includes multiple electrical connection
Sub-public electrode, described pixel electrode and described sub-public electrode are arranged alternately.
11. according to the array base palte described in any one of claim 7-10, it is characterised in that described pixel electrode and described public
Electrode is positioned at described color blocking layer and deviates from the side of described underlay substrate.
12. 1 kinds of display floaters, it is characterised in that include array base palte and the counter substrate being oppositely arranged, described array base palte
For the array base palte described in any one of claim 1-11.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201620819791.5U CN205844712U (en) | 2016-07-29 | 2016-07-29 | Array base palte and display floater |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201620819791.5U CN205844712U (en) | 2016-07-29 | 2016-07-29 | Array base palte and display floater |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN205844712U true CN205844712U (en) | 2016-12-28 |
Family
ID=57616702
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201620819791.5U Active CN205844712U (en) | 2016-07-29 | 2016-07-29 | Array base palte and display floater |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN205844712U (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106918950A (en) * | 2017-05-12 | 2017-07-04 | 京东方科技集团股份有限公司 | A kind of display base plate and display device |
| CN108646455A (en) * | 2018-04-17 | 2018-10-12 | Oppo广东移动通信有限公司 | Electronic equipment and its display panel |
| WO2019052043A1 (en) * | 2017-09-15 | 2019-03-21 | 惠科股份有限公司 | Display panel and manufacturing method thereof |
| CN114355679A (en) * | 2021-12-31 | 2022-04-15 | 惠科股份有限公司 | Array substrate, display panel and preparation method of array substrate |
| CN114527596A (en) * | 2022-03-10 | 2022-05-24 | Tcl华星光电技术有限公司 | Display panel and mobile terminal |
-
2016
- 2016-07-29 CN CN201620819791.5U patent/CN205844712U/en active Active
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106918950A (en) * | 2017-05-12 | 2017-07-04 | 京东方科技集团股份有限公司 | A kind of display base plate and display device |
| CN106918950B (en) * | 2017-05-12 | 2020-10-30 | 京东方科技集团股份有限公司 | Display substrate and display device |
| WO2019052043A1 (en) * | 2017-09-15 | 2019-03-21 | 惠科股份有限公司 | Display panel and manufacturing method thereof |
| CN108646455A (en) * | 2018-04-17 | 2018-10-12 | Oppo广东移动通信有限公司 | Electronic equipment and its display panel |
| CN114355679A (en) * | 2021-12-31 | 2022-04-15 | 惠科股份有限公司 | Array substrate, display panel and preparation method of array substrate |
| CN114527596A (en) * | 2022-03-10 | 2022-05-24 | Tcl华星光电技术有限公司 | Display panel and mobile terminal |
| CN114527596B (en) * | 2022-03-10 | 2023-10-03 | Tcl华星光电技术有限公司 | Display panel and mobile terminal |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN205844712U (en) | Array base palte and display floater | |
| CN105549259B (en) | Display panel and display device | |
| CN205608350U (en) | Display screen and display | |
| US10067374B2 (en) | Liquid crystal display device | |
| CN106324923A (en) | Array substrate and display panel | |
| CN105911744A (en) | Display panel and display device | |
| CN104749817B (en) | A kind of display panel and display device | |
| CN202049313U (en) | Array substrate and thin film transistor liquid crystal display | |
| CN103439842B (en) | Pixel structure and liquid crystal display panel with same | |
| CN104536224B (en) | Thin-film transistor array base-plate and display panel | |
| CN105116603A (en) | Pixel structure | |
| CN105259693A (en) | Liquid crystal display device and color film substrate thereof | |
| CN105572955A (en) | Array substrate, making method thereof, display panel and touch panel | |
| CN103454806A (en) | 3d display device | |
| CN105319784B (en) | Display panel | |
| CN105938281B (en) | Display panel | |
| CN107329342A (en) | Array base palte and manufacture method, display panel and manufacture method, display device | |
| CN106547141A (en) | Display panels and liquid crystal indicator | |
| CN106023867A (en) | Array substrate and display panel | |
| CN106647056A (en) | Array substrate and LED display | |
| US20180149912A1 (en) | Display panel, method of manufacturing display panel, and display apparatus | |
| CN106094334A (en) | Display floater and display device | |
| CN106932985A (en) | COA array base paltes and liquid crystal display panel | |
| CN104571716A (en) | Upper substrate and preparation method thereof, touch display panel and preparation method thereof | |
| CN105718115A (en) | Touch display panel and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |