CN205725784U - NTP time server in high precision - Google Patents
NTP time server in high precision Download PDFInfo
- Publication number
- CN205725784U CN205725784U CN201620365779.1U CN201620365779U CN205725784U CN 205725784 U CN205725784 U CN 205725784U CN 201620365779 U CN201620365779 U CN 201620365779U CN 205725784 U CN205725784 U CN 205725784U
- Authority
- CN
- China
- Prior art keywords
- unit
- time
- ntp
- dcls
- fpga
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Electric Clocks (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
This utility model provides a kind of high accuracy NTP time server, satellite clock processes FPGA unit and is connected with DCLS reception unit, DCLS receives unit and connects the Big Dipper/gps satellite reception unit and main CPU unit, main CPU unit is also connected with the Big Dipper/gps satellite and receives unit, satellite clock processes the time signal of FPGA unit output and tames time holding unit OCXO agitator by DA driver element, it is characterized in that, NTP signal remembers timestamp at ethernet physical layer unit subscript, and by being unpacked by DCLS after hardware FPGA unit high speed processing and NTP time service administrative unit output time.This utility model mode based on FPGA hardware, completes the design of NTP time server and the implementation of NTP time service task, it is provided that a kind of high accuracy NTP time server, it is possible to realize Microsecond grade time synchronized in the range of LAN.
Description
Technical field
This utility model relates to letter when a kind of reception Beidou II time signal, output nanosecond NTP network pair
Number time server, particularly relate to a kind of utilization and beat the time accuracy treatment technology of timestamp in physical layer,
Replace traditional application layer and beat the treatment technology of timestamp, belong to communication technical field.
Background technology
Along with development and the progress of society of science and technology, many industries are more and more higher to the requirement of time precision.?
The every field such as electric power, traffic, communication, finance, precise time signal can ensure that various automatization sets
Standby is properly functioning, and the time difference of 1 second is likely to cause data statistics to be slipped up, and causes and cannot retrieve
Economic loss.
Network Time Protocol full name NTP (Network Time Procotol).Its purpose is to pass through network
Transmission is unified, the time of standard.General concrete implementation scheme is to specify some clock sources on network, passes through
Network transmit synchronizing signal, it is achieved between different geographical clock be synchronized to UTC Universal Time Coordinated UTC, its precision exists
Up to 0.1ms in LAN, its precision of the most most of place can reach 1-50ms.
If client computer needs to be carried out pair by network and server, client computer first sends one and asks same step number
According to bag, and on packet, stamp local time stamp T1.When server receives this packet, immediately beat
The local zone time T2 of upper server, through server process, server sends a synchrodata to client computer
Bag, this packet comprises T1, T2 and the time T3 of server transmission packet, when client computer receives this number
During according to bag, immediately stamp local time stamp T4.
Client computer is calculated by formula, finally: skew offset=[(T2-T1)+(T3-T4)]/2.
As can be seen from the above equation, skew is the most relevant to four markers, and unrelated with propagation delay time size.
Calculate client-server time offset after, by complicated adjustment technology, client computer is the most permissible
Realize the time synchronized with server.
When NTP is operated in broadcast mode, no matter server Client Work is in what mode, when actively sending
Between information, client's thus information adjusts oneself time, and now network delay is ignored, and therefore damages on accuracy
Lose, only can meet the application of Millisecond even second level;When being operated in Client/Server, client computer is to service
Device sends a synchronous request signal, and the packet containing temporal information is sent to client computer by server again, logical
Crossing calculating, client computer realizes the time synchronized with server.
NTP technology is used to realize precise synchronization, it is necessary to the problem first solving time delay.Time
Postponing generally to be made up of 2 parts, a part comes from the delay in external network transmission, in a part comes from
During portion's protocol layer encoding and decoding markers.The calculating of Network Time Protocol itself just adds Network Transmission Delays
Factor, as long as therefore NTP has outstanding synchronization computing capability from clock, transmission delay can't be to synchronization accuracy
Producing a very large impact, the time delay now produced during internal agreement layer encoding and decoding markers is to affect network
The principal element of synchronization accuracy.In traditional NTP network, if NTP is between clock and ntp server
Be spaced multiple level (stratum), owing to when each node encoding and decoding, timestamp produces time delay, therefore this
The time precision that individual NTP is obtained from clock is poor.
Standard Network Time Protocol pair time precision depend primarily on the delay jitter receiving with sending in protocol stack,
Owing to application layer is top, through the impact of the multi layer protocol stack shakes such as Internet, transport layer, expression layer,
Pair time precision low.
It is to use hardware currently for the solution that this problem low of precision during standard NTP pair is universal
(Carrier-Class) NTP technology, drives layer to beat markers at Ethernet, fundamentally solves to come from internal association
The time delay that during view layer encoding and decoding, timestamp produces.Pair time precision depend in the interrupt service routine of Ethernet
The disconnected response time.In conjunction with the precision frequency stabilization of agitator up to 1us.
Use the equipment of Carrier-Class NTP technology, when data are labeled with after physical layer has encoded immediately
Markers, therefore substantially reduces the high time delay that tradition NTP technology causes because beating markers at software layer.Another
Planting submicrosecond level high-accuracy network Time synchronization technique PTP technology is also to have employed the target side when hardware layer is beaten
Precision when method is greatly improved network pair, therefore, Carrier-Class NTP technology is that one have employed NTP
Agreement, technical convergence PTP realizes the technology of precise synchronization in catenet.
Additionally, traditional NTP synchronizes to be that hierarchical layered synchronizes, such as stratum-1, stratum-2, stratum-3
Deng, the number of plies between client and server is the most, and its precision is the poorest, because every Primary Clock is in encoding and decoding
Time timestamp and transmission time all can produce time delay.And generally only with 2 layers of configuration in Carrier-Class NTP system,
Greatly improve the time precision of client acquisition (if when equipment is all in stratum-1, then can
Obtain the highest precision).When implementing time synchronized in a large-scale network, we are generally in several keys
Node on configure ntp server, the most both reached the purpose of redundant configuration, effectively reduced again service
Device, to the transmission node between client, reduces the delay caused because node.
The equipment using Carrier-Class NTP technology the most all have employed the hard of preferable signal handling capacity
Part equipment, the ability processing signal in real time powerful and at a high speed also makes synchronization accuracy improve further, also protects simultaneously
Demonstrate,prove and can provide precise time benchmark to substantial amounts of equipment in catenet.
Summary of the invention
The technical problems to be solved in the utility model is to realize Microsecond grade time synchronized in the range of LAN.
In order to solve above-mentioned technical problem, the technical solution of the utility model there is provided a kind of high accuracy NTP
Time server, unpacks including independent DCLS and NTP time service administrative unit and satellite clock process FPGA
Unit, satellite clock processes FPGA unit and is connected with DCLS reception unit, and DCLS receives unit and connects north
Bucket/gps satellite receives unit and main CPU unit, and main CPU unit is also connected with the Big Dipper/gps satellite and receives single
Unit, satellite clock processes the time signal of FPGA unit output and tames time holding list by DA driver element
Unit's OCXO agitator, it is characterised in that NTP signal remembers timestamp at ethernet physical layer unit subscript,
And by being unpacked by DCLS after hardware FPGA unit high speed processing and NTP time service administrative unit output time.
Preferably, described satellite clock process FPGA unit is also connected with display and keyboard unit.
This utility model passes through Carrier-Class NTP technology, mode based on FPGA hardware, completes NTP
The NTP time server design of time service task and implementation, it is provided that a kind of high accuracy NTP time server,
It is capable of Microsecond grade time synchronized in the range of LAN.
Accompanying drawing explanation
Fig. 1 is NTP fundamental diagram, and the t in figure is time delay;
A kind of high accuracy NTP time server that Fig. 2 provides for this utility model;
Fig. 3 is that hardware FPGA unit implements.
Detailed description of the invention
For making this utility model become apparent, hereby with preferred embodiment, and accompanying drawing is coordinated to be described in detail below.
As in figure 2 it is shown, this utility model provides a kind of high accuracy NTP time server, including independent
DCLS unpacks and NTP time service administrative unit and satellite clock process FPGA unit, and satellite clock processes
FPGA unit receives unit with DCLS and is connected, and DCLS receives unit and connects the Big Dipper/gps satellite reception unit
And main CPU unit, main CPU unit is also connected with the Big Dipper/gps satellite and receives unit, and satellite clock processes FPGA
The time signal of unit output tames time holding unit OCXO agitator, satellite by DA driver element
Clock processes FPGA unit and is also connected with display and keyboard unit.NTP signal is at ethernet physical layer unit
Subscript note timestamp, and by being unpacked by DCLS after hardware FPGA unit high speed processing and NTP time service pipe
Reason unit output time.
In conjunction with Fig. 3, hardware FPGA unit is accomplished that single NTP time service module supports two network interfaces at present.
It is contemplated that the promptness sent, it is not considered as the page alternately at transmitting terminal.
Content (address space 0x0-0x7f) in RAM1/3:
Word1: preserve the data packet length (in units of word) received from PHY;
Word2 and later preserve the data received from PHY.
Content (address space 0x80-0xff) in RAM2/4:
Word1: preserve the data packet length (in units of word) being ready for sending PHY;
Word2 and later preserve the data being ready for sending in PHY.
Dual port RAM 51 and RAM52 is used to preserve the CPU configuration information to FPGA, has self-defined
Data structure.Owing to the operation of this RAM can be affected the various operations of port server, so suggestion
When it is operated by CPU, corresponding miniport service should be stopped.RAM51 correspondence PHY interface module 1;RAM52
Corresponding PHY interface module 2.Same RAM block can be used inside FPGA.
Dual port RAM 6 is used to preserve the various information that CPU needs FPGA to send, and has self-defining data
Structure.This space is divided into two pages, is used for synchronizing the write operation of CPU and the read operation of FPGA.Page two
In face, content is similar, and CPU can only revise a part of content therein.
In order to process when completing high-precision NTP time pair, this utility model takes satellite clock and processes single
Unit and the processing mode of NTP processing unit independence, NTP port number when thus can increase very easily pair.
Satellite clock processing unit uses the mode of phaselocked loop feedback to process OCXO and tames algorithm, exports DCLS signal energy
The stable level at < 100ns.NTP processing unit uses input DCLS signal and 20M, and (satellite clock processes single
The clock that unit tames) signal, additionally serial ports part is that webmaster uses.By parsing being equivalent in DCLS
1PPS and TOD signal, completes the time service work of NTP module section.
NTP exports clamp and uses hardware to beat the technology of timestamp by this utility model, it is to avoid the time beaten by software
Uncontrollable time delay that stamp causes, have successfully completed the NTP technology of nanosecond, for milli under software mode
The NTP of second level, has qualitative leap.The employing of hardware NTP technology can also resist network storm, and these are all
The technology that software NTP mode does not has.
Claims (2)
1. a high accuracy NTP time server, unpacks including independent DCLS and NTP time service administrative unit
And satellite clock processes FPGA unit, satellite clock processes FPGA unit and is connected with DCLS reception unit,
DCLS receives unit and connects the Big Dipper/gps satellite reception unit and main CPU unit, and main CPU unit is also connected with
The Big Dipper/gps satellite receives unit, and satellite clock is processed the time signal of FPGA unit output and driven by DA
Moving cell tames time holding unit OCXO agitator, it is characterised in that NTP signal is at Ethernet physics
Layer unit subscript note timestamp, and by being unpacked and NTP by DCLS after hardware FPGA unit high speed processing
Time service administrative unit output time.
2. a kind of high accuracy NTP time server as claimed in claim 1, it is characterised in that described satellite
Clock processes FPGA unit and is also connected with display and keyboard unit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201620365779.1U CN205725784U (en) | 2016-04-27 | 2016-04-27 | NTP time server in high precision |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201620365779.1U CN205725784U (en) | 2016-04-27 | 2016-04-27 | NTP time server in high precision |
Publications (1)
Publication Number | Publication Date |
---|---|
CN205725784U true CN205725784U (en) | 2016-11-23 |
Family
ID=57294619
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201620365779.1U Expired - Fee Related CN205725784U (en) | 2016-04-27 | 2016-04-27 | NTP time server in high precision |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN205725784U (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107608832A (en) * | 2017-09-20 | 2018-01-19 | 联想(北京)有限公司 | Information processing method and electronic equipment |
CN109001769A (en) * | 2017-06-06 | 2018-12-14 | 国网上海市电力公司 | A kind of DCLS time deviation monitoring method and system based on big-dipper satellite |
CN109327900A (en) * | 2018-11-23 | 2019-02-12 | 中国电子科技集团公司第五十四研究所 | A kind of positioning time service method based on non-spread spectrum radio communication system |
CN113676278A (en) * | 2021-08-19 | 2021-11-19 | 湖南中车时代通信信号有限公司 | LKJ timing method and device based on NTP and satellite clock |
CN113890662A (en) * | 2021-09-22 | 2022-01-04 | 北京计算机技术及应用研究所 | Multimode high-precision time service and keeping device |
-
2016
- 2016-04-27 CN CN201620365779.1U patent/CN205725784U/en not_active Expired - Fee Related
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109001769A (en) * | 2017-06-06 | 2018-12-14 | 国网上海市电力公司 | A kind of DCLS time deviation monitoring method and system based on big-dipper satellite |
CN109001769B (en) * | 2017-06-06 | 2021-12-24 | 国网上海市电力公司 | DCLS time deviation monitoring method and system based on Beidou satellite |
CN107608832A (en) * | 2017-09-20 | 2018-01-19 | 联想(北京)有限公司 | Information processing method and electronic equipment |
CN109327900A (en) * | 2018-11-23 | 2019-02-12 | 中国电子科技集团公司第五十四研究所 | A kind of positioning time service method based on non-spread spectrum radio communication system |
CN109327900B (en) * | 2018-11-23 | 2021-04-20 | 中国电子科技集团公司第五十四研究所 | Positioning time service method based on non-spread spectrum wireless communication system |
CN113676278A (en) * | 2021-08-19 | 2021-11-19 | 湖南中车时代通信信号有限公司 | LKJ timing method and device based on NTP and satellite clock |
CN113890662A (en) * | 2021-09-22 | 2022-01-04 | 北京计算机技术及应用研究所 | Multimode high-precision time service and keeping device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN205725784U (en) | NTP time server in high precision | |
CN102104475B (en) | IEEE 1588-based synchronization system and synchronization method thereof | |
CN105429725B (en) | A kind of submicrosecond grade clock synchronizing method and system based on SOPC networkings | |
JP5811794B2 (en) | Communication device | |
CN102237997B (en) | Method for real-time synchronization and dynamic compensation between chain Ethernet nodes | |
CN101594673B (en) | Method and system for processing 1588 time stamp in distribution mode | |
CN101252404B (en) | Distributed network clock synchronizing system and method based on FPGA | |
CN104754722B (en) | A kind of method for synchronizing time towards stratification heterogeneous network | |
CN102195735A (en) | Time synchronization method for multi-subsystem equipment and subsystem | |
CN111211856B (en) | Wired seismograph time synchronization system and method based on WR protocol | |
WO2015117501A1 (en) | Time synchronization method, programmable logic device, single board and network element | |
CN103929293A (en) | Asymmetrically-delayed time synchronization method and system | |
WO2018082665A1 (en) | Frequency synchronization method and slave clock | |
CN108880723A (en) | A kind of method and apparatus that clock is synchronous | |
US20170272190A1 (en) | Time synchronization method and apparatus for network devices and time synchronization server | |
CN102983927A (en) | Time compensation method for master-slave clock timing based on IEEE 1588 protocol | |
CN103546273B (en) | Frequency synchronism device and method based on PTP frames | |
CN104836654B (en) | A kind of clock synchronizing method based on Ethernet POWERLINK | |
CN103138865A (en) | Time synchronization method and time synchronization device | |
CN102342051B (en) | For coming the method for synchronised clock and relevant system and module by separating transmission first and second data via at least one time distribution protocol | |
CN107508648A (en) | Time triggered Ethernet substep time synchronized strategy based on functions of the equipments classification | |
CN111478863B (en) | Switch system and network port time synchronization method thereof | |
CN111488311B (en) | Clock SoC chip with high integration level | |
CN102571253B (en) | Method and equipment for implementing precise time synchronization | |
Moreira et al. | IEEE 1588 Transparent Clock architecture for FPGA-based network devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20161123 Termination date: 20200427 |