CN205210623U - Analog data acquisition controller based on DSP+ARM industry treater and FPGA - Google Patents

Analog data acquisition controller based on DSP+ARM industry treater and FPGA Download PDF

Info

Publication number
CN205210623U
CN205210623U CN201521076383.7U CN201521076383U CN205210623U CN 205210623 U CN205210623 U CN 205210623U CN 201521076383 U CN201521076383 U CN 201521076383U CN 205210623 U CN205210623 U CN 205210623U
Authority
CN
China
Prior art keywords
dsp
data acquisition
treater
fpga
omap
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201521076383.7U
Other languages
Chinese (zh)
Inventor
郝铭
曹利峰
谭新田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TAIYANG HIGH-TECH DEVELOPMENT Co Ltd NANKAI UNIV TIANJIN
Original Assignee
TAIYANG HIGH-TECH DEVELOPMENT Co Ltd NANKAI UNIV TIANJIN
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by TAIYANG HIGH-TECH DEVELOPMENT Co Ltd NANKAI UNIV TIANJIN filed Critical TAIYANG HIGH-TECH DEVELOPMENT Co Ltd NANKAI UNIV TIANJIN
Priority to CN201521076383.7U priority Critical patent/CN205210623U/en
Application granted granted Critical
Publication of CN205210623U publication Critical patent/CN205210623U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The utility model discloses an analog data acquisition controller based on DSP+ARM industry treater and FPGA, including a DSP+ARM industry treater and a FPGA unit, the DSP+ARM industry treater OMAP -L138 of american TI company is chooseed for use to DSP+ARM industry treater, the FPGA unit adopts a XC3S500E chip, and through HPI interface connection between XC3S500E and the OMAP -L138, XC3S500E is connected with AD collection module and DA output module through SPI serial bus respectively, the utility model discloses use DSP+ARM industry treater as the master controller, the hardware design that adopts FPGA unit and AD and DA to combine together simultaneously, this kind of hardware circuit structure processing speed is fast, and the precision is high, possible data processing and data acquisition's parallel processing to improve the real -time of AD data acquisition and DA output control. Simultaneously the utility model discloses abundant peripheral hardware interface and data interactive interface have.

Description

Based on the analog data acquisition controller of DSP+ARM industrial handlers and FPGA
Technical field
The utility model belongs to analog data acquisition controller technology field, is specifically related to a kind of analog data acquisition controller based on DSP+ARM industrial handlers and FPGA.
Background technology
Data acquisition, refers to automatic collection non electrical quantity or electric quantity signal from the analog-and digital-unit under tests such as sensor and other Devices to test, delivers in host computer and carry out treatment and analysis.AD (AnalogtoDigital) analog to digital conversion is exactly to analog quantity, is generally voltage, gathers, by its digitizing.DA (DigitaltoAnalog) index mode convertion, contrary with AD process, exactly digital signal is converted to simulating signal, export as control.
The most general control system based on AD and DA of current application as shown in Figure 1.System equipment comprises: AD data collecting card, DA control card and main control system, and main control system is connected with AD and DA equipment by data bus (as pci bus, usb bus etc.).Main control system obtains data from AD data collecting card, after completing process data, exports control signal by DA control card.Therefore, set of system is often made up of multiple equipment, the defects such as (easily cause work unreliable) that has that volume is comparatively large, connecting line is more.Further, if main control system is industrial computer or PC, due to operating system, control cycle is longer; And due to this kind equipment power, the problem such as connecting line, often precision is not high, be difficult to meet some scientific research apparatus at a high speed, high-precision requirement.
Utility model content
The purpose of this utility model is to overcome the deficiencies in the prior art, provides a kind of analog data acquisition controller based on DSP+ARM industrial handlers and FPGA.This analog data acquisition controller with DSP+ARM industrial handlers for primary controller, adopt the hardware design that FPGA unit combines with AD and DA simultaneously, this hardware circuit processing speed is fast, precision is high, the parallel processing of data processing and data acquisition can be accomplished, thus improve the real-time of AD data acquisition and DA output control.The utility model has abundant Peripheral Interface and data interaction interface simultaneously.
The utility model is achieved through the following technical solutions:
Based on an analog data acquisition controller of DSP+ARM industrial handlers and FPGA, comprise a DSP+ARM industrial handlers and a FPGA unit;
Described DSP+ARM industrial handlers selects the DSP+ARM industrial handlers OMAP-L138 of American TI Company;
Described FPGA unit adopts an XC3S500E chip, is connected between XC3S500E and OMAP-L138 by HPI interface, and XC3S500E is connected with AD acquisition module and DA output module respectively by SPI universal serial bus;
OMAP-L138 is connected with DDR3RAM module and NandFlash module;
OMAP-L138 connects a usb interface module and an ethernet module;
OMAP-L138 is also connected with liquid crystal display and touch-screen.
In technique scheme, described AD acquisition module comprises 4 road AD input ports; Described DA output module comprises 4 road DA output ports;
Advantage of the present utility model and beneficial effect are:
The utility model with DSP+ARM industrial handlers for primary controller, adopt the hardware design that FPGA unit combines with AD and DA simultaneously, this hardware circuit processing speed is fast, precision is high, the parallel processing of data processing and data acquisition can be accomplished, thus improve the real-time of AD data acquisition and DA output control.The utility model has abundant Peripheral Interface and data interaction interface simultaneously.
Accompanying drawing explanation
Fig. 1 is the Control system architecture of traditional AD and DA.
Fig. 2 is structural representation of the present utility model.
Embodiment
The technical solution of the utility model is further illustrated below in conjunction with specific embodiment.
The analog data acquisition controller based on DSP+ARM industrial handlers and FPGA involved by the utility model, comprises a DSP+ARM industrial handlers and a FPGA unit;
Described DSP+ARM industrial handlers is as the main control chip of this analog data acquisition controller, it selects the DSP+ARM industrial handlers OMAP-L138 of American TI Company, and this chip comprises the DSP kernel that the ARM9 kernel of an ARM926EJ-S and can carry out the TMS320C674x of floating-point operation.Wherein, ARM9 kernel runs built-in Linux operating system, for carrying out network data communication with upper PC control end, runs application, resolution data etc.; DSP kernel runs control algolithm, processes the AD data gathered, and by the algorithm preset, control DA exports;
Described FPGA unit adopts an XC3S500E chip, is connected between XC3S500E and OMAP-L138 by HPI interface, and XC3S500E is connected with AD acquisition module and DA output module respectively by SPI universal serial bus; Combined with AD and DA by FPGA unit, the parallel processing of data processing and data acquisition can be accomplished, thus improve the real-time of AD data acquisition and DA output control.Described AD acquisition module comprises the AD input port that 4 tunnel 18 bit resolution sampling rates are 400K; Described DA output module comprises the DA output port that 4 tunnel 18 bit resolutions are 1 microsecond Time Created;
OMAP-L138 is also connected with the DDR3RAM module of 512MB and the NandFlash module of 256MB, and it is respectively used to data and stores and program operation;
OMAP-L138 is also connected with multiple data interaction interface, comprises a usb interface module, an ethernet module;
OMAP-L138 is also connected with man-machine interaction unit, comprises liquid crystal display and touch-screen.
Above exemplary description is done to the utility model; should be noted that; when not departing from core of the present utility model, any simple distortion, amendment or other those skilled in the art can not spend the equivalent replacement of creative work all to fall into protection domain of the present utility model.

Claims (2)

1., based on an analog data acquisition controller of DSP+ARM industrial handlers and FPGA, it is characterized in that: comprise a DSP+ARM industrial handlers and a FPGA unit;
Described DSP+ARM industrial handlers selects the DSP+ARM industrial handlers OMAP-L138 of American TI Company;
Described FPGA unit adopts an XC3S500E chip, is connected between XC3S500E and OMAP-L138 by HPI interface, and XC3S500E is connected with AD acquisition module and DA output module respectively by SPI universal serial bus;
OMAP-L138 is connected with DDR3RAM module and NandFlash module;
OMAP-L138 connects a usb interface module and an ethernet module;
OMAP-L138 is also connected with liquid crystal display and touch-screen.
2. the analog data acquisition controller based on DSP+ARM industrial handlers and FPGA according to claim 1, is characterized in that: described AD acquisition module comprises 4 road AD input ports; Described DA output module comprises 4 road DA output ports.
CN201521076383.7U 2015-12-20 2015-12-20 Analog data acquisition controller based on DSP+ARM industry treater and FPGA Active CN205210623U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201521076383.7U CN205210623U (en) 2015-12-20 2015-12-20 Analog data acquisition controller based on DSP+ARM industry treater and FPGA

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201521076383.7U CN205210623U (en) 2015-12-20 2015-12-20 Analog data acquisition controller based on DSP+ARM industry treater and FPGA

Publications (1)

Publication Number Publication Date
CN205210623U true CN205210623U (en) 2016-05-04

Family

ID=55848331

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201521076383.7U Active CN205210623U (en) 2015-12-20 2015-12-20 Analog data acquisition controller based on DSP+ARM industry treater and FPGA

Country Status (1)

Country Link
CN (1) CN205210623U (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106899498A (en) * 2017-04-13 2017-06-27 山东万腾电子科技有限公司 Embedded industry intelligent gateway and its real-time data acquisition method based on SoC
CN108958135A (en) * 2018-08-18 2018-12-07 成都为蓝科技有限公司 A kind of quickly accurate information collection intelligence control system
CN111901724A (en) * 2020-07-15 2020-11-06 陕西烽火电子股份有限公司 Audio acquisition device based on FPGA and DSP array and design method

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106899498A (en) * 2017-04-13 2017-06-27 山东万腾电子科技有限公司 Embedded industry intelligent gateway and its real-time data acquisition method based on SoC
CN108958135A (en) * 2018-08-18 2018-12-07 成都为蓝科技有限公司 A kind of quickly accurate information collection intelligence control system
CN111901724A (en) * 2020-07-15 2020-11-06 陕西烽火电子股份有限公司 Audio acquisition device based on FPGA and DSP array and design method

Similar Documents

Publication Publication Date Title
CN203480022U (en) Super-high speed general radar signal processing board
CN103176066B (en) Digitalized electric energy quality monitoring device
CN205210623U (en) Analog data acquisition controller based on DSP+ARM industry treater and FPGA
CN205015451U (en) Graphite contact circuit breaker composite characteristic tester
CN202886469U (en) Digital spectrum analyzer based on FPGA (Field Programmable Gate Array)
CN201886332U (en) Power electronic control system based on MCU and FPGA
CN104408213A (en) Portable data acquisition card
CN206500224U (en) A kind of ball mill load testing equipment
CN202351356U (en) Intelligent electric measurement and control instrument
CN205176249U (en) Electronic transformer metering performance detection device
CN107064679A (en) New Electric Quality Monitoring and monitoring method
CN204479667U (en) A kind of portable electric energy quality analysis system based on DSP and ARM
CN203965517U (en) A kind of single-phase intelligent type electric energy meter
CN203561978U (en) Data collector with improved structure
CN204089850U (en) A kind of network-type PLC with multi-fieldbus
CN203502471U (en) Integrated electrical parameter detection circuit for monitoring terminal
CN202059410U (en) Electrical network concentrator
CN205983121U (en) Switching station is synthesized intelligent terminal and is observed and controled board
CN102355264B (en) A kind of analog to digital conversion circuit for portable electric energy monitoring device
CN104777391A (en) Power quality detection device of novel structure
CN204556771U (en) Small Electric Current Earthing And Routing Device
CN204613326U (en) A kind of electric energy quality detection device of new structure
CN202486213U (en) Electric energy harmonic measurement device based on system on programmable chip (SOPC)
CN210109613U (en) Touch large-screen DTU device with maintenance function
CN203849327U (en) Electric energy meter based on MCU chip with high-precision A/D conversion

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant