CN204967864U - Encryption type network system based on field programmable gate array - Google Patents
Encryption type network system based on field programmable gate array Download PDFInfo
- Publication number
- CN204967864U CN204967864U CN201520783772.7U CN201520783772U CN204967864U CN 204967864 U CN204967864 U CN 204967864U CN 201520783772 U CN201520783772 U CN 201520783772U CN 204967864 U CN204967864 U CN 204967864U
- Authority
- CN
- China
- Prior art keywords
- programmable gate
- gate array
- field programmable
- chip
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Storage Device Security (AREA)
Abstract
The utility model relates to a network system, more specifically say and relate to an encryption type network system based on field programmable gate array, to network transmission data adoption encryption transmission, and utilize hardware to realize the encryption process, and good, the anti deciphering degree of stability is all better with the compatibility. Field programmable gate array accomplishes the control of coded transmission, and encrypting -decrypting module generates the private spoon and transmits and save, the public spoon of RSA password module create private spoon. PCI interface module for field programmable gate array provide with host computer communication interface. The emulation debugging logic analyser link to each other with field programmable gate array, and emulation debugging logic analyser is used for the monitoring system program run state. The network card chip provides the network communication ability for the system. Executor interface module provides quick programming interfaces for serial configuration chip, and serial configuration chip is the field programmable gate array configurator. Synchronous dynamic RAM) is used for the storage of system on chip/SOC and data. The flash memory is used for saving embedded system.
Description
Technical field
The utility model relates to a kind of network system, more specifically to a kind of ciphering type network system based on field programmable gate array.
Background technology
The encryption of information is all have different cipher modes in a computer network, in fact exactly digital information is become the distinct digital information with ciphertext by the conversion of various mode from the process expressly becoming ciphertext, end to end security and link encryption are two kinds of modes main in computer network.Data encryption also can pass through hardware implementing by software, in the stage that microelectric technique is ripe not enough, the combination of computer and cryptographic algorithm achieves Application comparison software encryption technique widely, increasingly mature along with microelectric technique, FPGA(field programmable gate array) a large amount of uses of chip and asic chip, hardware encipher mode has entered in our life gradually, and in some fields slowly replace software mode encrypt.
Utility model content
The technical problem that the utility model mainly solves is: provide a kind of ciphering type network system based on field programmable gate array, encrypted transmission is adopted to transmitted data on network, and utilizing hardware implementing ciphering process, good stability, anti-deciphering degree and compatibility are all better.
For solving the problems of the technologies described above, the utility model relates to a kind of network system, more specifically to a kind of ciphering type network system based on field programmable gate array, comprise field programmable gate array, encrypting-decrypting module, rsa cryptosystem module, pci interface module, artificial debugging logic analyzer, network card chip, Interface Module for Actuator, series arrangement chip, synchronous DRAM and flash memory, encrypted transmission is adopted to transmitted data on network, and utilizing hardware implementing ciphering process, good stability, anti-deciphering degree and compatibility are all better.
Encrypting-decrypting module one end is connected with field programmable gate array, the other end is connected with rsa cryptosystem module, rsa cryptosystem module is connected with field programmable gate array, field programmable gate array completes the control of password transmission, encrypting-decrypting module generates private spoon and carries out transmitting to private spoon and store, the public spoon of rsa cryptosystem CMOS macro cell.Pci interface module is connected with field programmable gate array, and pci interface module provides and host computer communication interface for field programmable gate array.Artificial debugging logic analyzer is connected with field programmable gate array, and artificial debugging logic analyzer is used for monitoring system running state of programs.Network card chip is connected with field programmable gate array, and network card chip provides network communications capability for system.Series arrangement chip one end is connected with Interface Module for Actuator, and the other end is connected with field programmable gate array, and Interface Module for Actuator provides fast programming interface for series arrangement chip, and series arrangement chip is field programmable gate array configurator.Synchronous DRAM is connected with field programmable gate array, and synchronous DRAM is used for the storage of SOC (system on a chip) and data.Flash memory is connected with field programmable gate array, and flash memory is for storing embedded system.
As the further optimization of this programme, the field programmable gate array that the field programmable gate array described in a kind of ciphering type network system based on field programmable gate array of the utility model selects A Ertela Co., Ltd to produce, its model is EP3C40F484.
As the further optimization of this programme, the network card chip that the network card chip described in a kind of ciphering type network system based on field programmable gate array of the utility model selects Pu Lian technology Science and Technology Ltd. to produce, its model is 3269C.
As the further optimization of this programme, the capacity of the series arrangement chip described in a kind of ciphering type network system based on field programmable gate array of the utility model is 128Mb.
The beneficial effect of a kind of ciphering type network system based on field programmable gate array of the utility model is:
A. protection transmission is carried out to data, add fail safe;
B. data transmission stability is good;
C. compatible good.
Accompanying drawing explanation
Fig. 1 is the system block diagram of a kind of ciphering type network system based on field programmable gate array of the utility model.
Embodiment
In FIG, the utility model relates to a kind of network system, more specifically to a kind of ciphering type network system based on field programmable gate array, comprise field programmable gate array, encrypting-decrypting module, rsa cryptosystem module, pci interface module, artificial debugging logic analyzer, network card chip, Interface Module for Actuator, series arrangement chip, synchronous DRAM and flash memory, encrypted transmission is adopted to transmitted data on network, and utilizing hardware implementing ciphering process, good stability, anti-deciphering degree and compatibility are all better.
Pci interface module is connected with field programmable gate array, and pci interface module provides and host computer communication interface for field programmable gate array.Host computer provides work clock for field programmable gate array, controls the operating frequency of field programmable gate array.From host computer transmission data through pci interface module transfer to field programmable gate array.
Encrypting-decrypting module one end is connected with field programmable gate array, the other end is connected with rsa cryptosystem module, rsa cryptosystem module is connected with field programmable gate array, field programmable gate array completes the control of password transmission, encrypting-decrypting module generates private spoon and carries out transmitting to private spoon and store, the public spoon of rsa cryptosystem CMOS macro cell.Network card chip is connected with field programmable gate array, and network card chip provides network communications capability for system.The network card chip that network card chip selects Pu Lian technology Science and Technology Ltd. to produce, its model is 3269C.Field programmable gate array receives host computer data, and field programmable gate array transmission is expressly to encrypting-decrypting module, and encrypting-decrypting module is by being expressly converted into ciphertext transmits back field programmable gate array.Field programmable gate array by data with transmitted in data packet form to rsa cryptosystem module, the public spoon of rsa cryptosystem CMOS macro cell also transfers to network card chip, by transferring to host computer after network package.Private spoon is saved by encrypting-decrypting module.The exchange of cyberbug spoon is completed by passing data mutually.The field programmable gate array that field programmable gate array selects A Ertela Co., Ltd to produce, its model is EP3C40F484, and this type field programmable gate array speed of service is fast, and good stability, for system cloud gray model provides control end fast.
Artificial debugging logic analyzer is connected with field programmable gate array, and artificial debugging logic analyzer is used for monitoring system running state of programs.Utilize artificial debugging logic analyzer can supervisory control system running situation at any time.
Series arrangement chip one end is connected with Interface Module for Actuator, and the other end is connected with field programmable gate array, and Interface Module for Actuator provides fast programming interface for series arrangement chip, and series arrangement chip is field programmable gate array configurator.The capacity of series arrangement chip is 128Mb.Series arrangement chip and Interface Module for Actuator are integrated as field programmable gate array and provide the inputs of Large Copacity, fast program.
Synchronous DRAM is connected with field programmable gate array, and synchronous DRAM is used for the storage of SOC (system on a chip) and data.The data that field programmable gate array produces are stored into synchronous DRAM, when host computer needs secret key, are transferred in synchronous DRAM by pci interface module.
Flash memory is connected with field programmable gate array, and flash memory is for storing embedded system.When field programmable gate array needs to transfer program or when being written into program, all carry out transfer and storage through flash memory.
Certain above-mentioned explanation is not limitation of the utility model; the utility model is also not limited only to above-mentioned citing; the change that those skilled in the art make in essential scope of the present utility model, remodeling, interpolation or replacement, also belong to protection range of the present utility model.
Claims (4)
1. the ciphering type network system based on field programmable gate array, comprise field programmable gate array, encrypting-decrypting module, rsa cryptosystem module, pci interface module, artificial debugging logic analyzer, network card chip, Interface Module for Actuator, series arrangement chip, synchronous DRAM and flash memory, it is characterized in that: encrypting-decrypting module one end is connected with field programmable gate array, the other end is connected with rsa cryptosystem module, rsa cryptosystem module is connected with field programmable gate array, field programmable gate array completes the control of password transmission, encrypting-decrypting module generates private spoon and carries out transmitting to private spoon and store, the public spoon of rsa cryptosystem CMOS macro cell, pci interface module is connected with field programmable gate array, and pci interface module provides and host computer communication interface for field programmable gate array, artificial debugging logic analyzer is connected with field programmable gate array, and artificial debugging logic analyzer is used for monitoring system running state of programs, network card chip is connected with field programmable gate array, and network card chip provides network communications capability for system, series arrangement chip one end is connected with Interface Module for Actuator, and the other end is connected with field programmable gate array, and Interface Module for Actuator provides fast programming interface for series arrangement chip, and series arrangement chip is field programmable gate array configurator, synchronous DRAM is connected with field programmable gate array, and synchronous DRAM is used for the storage of SOC (system on a chip) and data, flash memory is connected with field programmable gate array, and flash memory is for storing embedded system.
2. a kind of ciphering type network system based on field programmable gate array according to claim 1, it is characterized in that: the field programmable gate array that described field programmable gate array selects A Ertela Co., Ltd to produce, its model is EP3C40F484.
3. a kind of ciphering type network system based on field programmable gate array according to claim 1, it is characterized in that: the network card chip that described network card chip selects Pu Lian technology Science and Technology Ltd. to produce, its model is 3269C.
4. a kind of ciphering type network system based on field programmable gate array according to claim 1, is characterized in that: the capacity of described series arrangement chip is 128Mb.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520783772.7U CN204967864U (en) | 2015-10-12 | 2015-10-12 | Encryption type network system based on field programmable gate array |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520783772.7U CN204967864U (en) | 2015-10-12 | 2015-10-12 | Encryption type network system based on field programmable gate array |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN204967864U true CN204967864U (en) | 2016-01-13 |
Family
ID=55062901
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201520783772.7U Expired - Fee Related CN204967864U (en) | 2015-10-12 | 2015-10-12 | Encryption type network system based on field programmable gate array |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN204967864U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108134802A (en) * | 2018-01-24 | 2018-06-08 | 山东渔翁信息技术股份有限公司 | A kind of system and method that data are encrypted or are decrypted |
| CN110162494A (en) * | 2019-04-28 | 2019-08-23 | 芯盟科技有限公司 | A kind of field programmable gate array chip and data interactive method |
-
2015
- 2015-10-12 CN CN201520783772.7U patent/CN204967864U/en not_active Expired - Fee Related
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108134802A (en) * | 2018-01-24 | 2018-06-08 | 山东渔翁信息技术股份有限公司 | A kind of system and method that data are encrypted or are decrypted |
| CN110162494A (en) * | 2019-04-28 | 2019-08-23 | 芯盟科技有限公司 | A kind of field programmable gate array chip and data interactive method |
| CN110162494B (en) * | 2019-04-28 | 2020-09-25 | 芯盟科技有限公司 | On-site programmable logic gate array chip and data interaction method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104618338B (en) | A kind of Industrial Ethernet encryption of communicated data transparent transmission module | |
| CN101478392B (en) | Apparatus for implementing 128 bit cipher key length AES algorithm by VLSI | |
| CN104540237A (en) | Method and system for connecting intelligent device to network | |
| CN109067523A (en) | A kind of data ciphering method of encrypted card | |
| CN103413094A (en) | Telemetering encryption system applicable to spacecraft CPU (central processing unit) | |
| CN103166943A (en) | Method and system for encryption transmission electronic control unit (ECU) objective file | |
| CN104581712A (en) | Encryption communication method and system of mobile terminal | |
| CN103632104A (en) | Parallel encryption and decryption method for dynamic data under large data environment | |
| CN103346878B (en) | A kind of secret communication method based on FPGA high-speed serial I/O | |
| CN105404534A (en) | Inverter software online remote maintenance method | |
| CN102724205B (en) | A kind of method to the encryption of industrial circle communication process and data acquisition equipment | |
| CN204967864U (en) | Encryption type network system based on field programmable gate array | |
| CN102201044A (en) | Universal serial bus (USB) security key | |
| CN112968778A (en) | Block chain state encryption algorithm conversion method and system, computer equipment and application | |
| CN103780608A (en) | SM4-algorithm control method based on programmable gate array chip | |
| CN110958224A (en) | Remote serial port debugging system and method | |
| CN104283854A (en) | IPsec based method for transmitting large data volume in VPN | |
| CN104298936B (en) | A kind of FPGA encryptions and parameter configuring system based on CPLD chips | |
| CN103336920B (en) | Security system for wireless sensor network SOC chip | |
| CN115459919A (en) | Internet of things universal terminal security authentication system, method and device and Internet of things communication terminal | |
| CN105515757A (en) | Security information interaction equipment based on trusted execution environment | |
| CN103077362B (en) | There is the GPIO IP kernel of security mechanism | |
| CN105825135A (en) | Encryption chip, encryption system, encryption method and decryption method | |
| CN103902932B (en) | Method for encryption through data encryption and decryption device for USB storage devices | |
| CN103777918A (en) | Hardware accelerator |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20160113 Termination date: 20161012 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |