CN204857153U - LCD adaptation terminal equipment's compatible output circuit - Google Patents
LCD adaptation terminal equipment's compatible output circuit Download PDFInfo
- Publication number
- CN204857153U CN204857153U CN201520501848.2U CN201520501848U CN204857153U CN 204857153 U CN204857153 U CN 204857153U CN 201520501848 U CN201520501848 U CN 201520501848U CN 204857153 U CN204857153 U CN 204857153U
- Authority
- CN
- China
- Prior art keywords
- hdmi
- holds
- pin
- resistance
- chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Abstract
The utility model relates to a LCD adaptation terminal equipment's compatible output circuit. The utility model discloses the circuit design of VGA that the circuit was realized disposing, DVI, HDMI output interface. This design circuit contains, and HDMI exports bus circuit, HDMI output conversion DVI output circuit, HDMI output conversion VGA output circuit to and HDMI, DVI, VGA export three designs of selecting a configuration. The utility model discloses a different circuit materials welding can be carried out three of HDMI, DVI, VGA output interface and select a configuration, has reduced miniature display adaptation terminal equipment's design complexity, has reduced and has carried out circuit design's development cost many times to different interfaces, has guaranteed the compatible and stable of the multiple video signal of small -size display adaptation terminal equipment output simultaneously.
Description
Technical field
The utility model relates to a kind of video interface circuit, can pass through hardware configuration, HDMI, DVI, VGA signal of compatibility be carried out to the output of one-out-three, is specially a kind of compatible output circuit of liquid crystal display adaptive terminal equipment.
Background technology
HDMI (HDMI (High Definition Multimedia Interface), HighDefinitionMultimediaInterface) is a kind of totally digitilized Audio and Video transmission interface, can send unpressed audio frequency and vision signal.HDMI can send audio and video frequency signal simultaneously, enormously simplify the installation difficulty of system line.
DVI interface (digital visual interface, DigitalVisualInterface) be a kind of digital visual interface standard, the image quality of PC display screen is strengthened by digitized transmission, and employ minimum transfer differential signal (TransitionMinimizedDifferentialSignaling, TMDS) technology to guarantee the stability that high speed serial data sends.
VGA terminal (Video Graphics Array terminal, VideoGraphicsArray (VGA) connector), is also referred to as RGB terminal, D-sub15, or miniD15.VGA terminal, usually at the display card of computer, display and other equipment, is used as to send simulating signal, is the splicing ears of a kind of 3 rows totally 15 pins.
In personal computer monitor field, generally support DVI display interface at present, and some high-end personal computer monitors have supported HDMI display interface, but USB interface is as previous generation industry standard, is the display interface device the most extensively supported.In the adaptive terminal equipment of low profile edge display, according to the demand of different client, any one of three kinds of display interfaces more than supporting may be needed.And if in the adaptive terminal equipment of embedded display, be equipped with HDMI, DVI, USB interface simultaneously, be then unfavorable for the Miniaturization Design of equipment, also drawn high the complete machine cost of equipment.
Summary of the invention
The purpose of this utility model is for above Problems existing, a kind of compatible output circuit of liquid crystal display adaptive terminal equipment is provided, reduce the design complexities of small-sized display adaptive terminal equipment, decrease the cost of development of carrying out repeatedly circuit design for distinct interface, ensure that the compatibility that miniscope adaptive terminal equipment various video signal exports and stability simultaneously.
For achieving the above object, the technical solution of the utility model is: a kind of compatible output circuit of liquid crystal display adaptive terminal equipment, comprises the HDMI output bus circuit, HDMI output conversion DVI output circuit and the HDMI that are connected to terminal device HDMI and export and exports conversion VGA output circuit.
In the utility model one embodiment, described HDMI output bus circuit comprises the first to the second Chip-R row, the first to the second electrostatic prevention AZ1045-04FTVS row, the first to the 8th resistance, the first to the 3rd metal-oxide-semiconductor, the first to the second electric capacity, schottky diode, the first to the 3rd electrostatic prevention AZ5725-01FTVS pipe, HDMI power supply and HDMI; One end of described the first to the second Chip-R row is connected with the HDMI signal sending end of terminal device, and the other end is connected with the respective pins of described HDMI through first, second electrostatic prevention AZ1045-04FTVS row respectively; One end of described first resistance, one end of the second resistance and the source electrode of the first metal-oxide-semiconductor are held with the HDMI_SDA of terminal device and are connected, and the drain electrode of described first metal-oxide-semiconductor is connected with one end of the 3rd resistance, and are connected to the SDA end of described HDMI; Described one end of 4th resistance, the source electrode of the second metal-oxide-semiconductor are held with the HDMI_CEC of terminal device and are connected, and the drain electrode of described second metal-oxide-semiconductor is connected to the CEC end of described HDMI; One end of described 5th resistance, one end of the 6th resistance, one end of the first electric capacity are held with the HDMI_HPD of terminal device and are connected, and the described other end of the 6th resistance is held with the HPD of described HDMI and is connected; One end of described 7th resistance, the source electrode of the 3rd metal-oxide-semiconductor are held with the HDMI_SCL of terminal device and are connected, and the drain electrode of described 3rd metal-oxide-semiconductor is connected with one end of the 8th resistance, and are connected to the SCL end of described HDMI; + 5V the end of described HDMI is connected to HDMI power output end, and be connected to 5V power end through schottky diode, described HDMI+5V end also hold with the GND_1 of HDMI through the second electric capacity, TX2SD1 holds, TX1SD2 holds, TX0SD3 holds, TXCSD4 holds and is connected, the GND_1 end of described HDMI also hold with the GND_2 of HDMI, GND_3 hold and is all connected to GND and hold, and the CEC end of described HDMI, SCL hold, SDA holds and is also connected to GND through the first to the 3rd electrostatic prevention AZ5725-01FTVS pipe respectively and holds; The other end of described first resistance, the other end of the 3rd resistance, the other end of the 7th resistance, the other end of the 8th resistance are connected to the power output end of described HDMI, the grid of the other end of described second resistance, the other end of the 4th resistance, the first metal-oxide-semiconductor, the grid of the second metal-oxide-semiconductor, the grid of the 3rd metal-oxide-semiconductor are connected to 3.3V power end, and the described other end of the 5th resistance, the other end of the first electric capacity are connected to GND end.
In the utility model one embodiment, described HDMI exports conversion DVI output circuit and comprises a DVI interface, + the 5V of described DVI interface holds, D2+ end, D2-end, D1+ end, D1-end, D0+ hold, D0-end, CK+ end, CK-end, DDCCLK end, DDCDATA hold, HPDET end is held with+the 5V of described HDMI respectively, TX2+ holds, TX2-holds, TX1+ holds, TX1-holds, TX0+ holds, TX0-holds, TXC+ holds, TXC-holds, SCL holds, SDA holds, HPD holds and is connected, and SHELL1 end, the SHELL2 end of described DVI interface are all connected to GND end.
In the utility model one embodiment, described HDMI exports that conversion VGA output circuit comprises IT6692FN chip, VGA power supply stabilization circuit, USB interface, the crystal oscillating circuit be connected with described IT6692FN chip, reset circuit, the 9th to the 20 resistance, the 3rd to the 6th electric capacity, the 4th to the 8th electrostatic prevention AZ5725-01FTVS manage, the respective pins of described IT6692FN chip is connected with the HDMI signal sending end of terminal device, the AVCC33 pin of described IT6692FN chip is connected with 3.3V power end through magnetic bead, and through the 3rd, 4th electric capacity is connected to GND end, the OVDD pin of described IT6692FN chip is connected to 3.3V power end, the PVCC18 pin of described IT6692FN chip, APVCC18 pin, AVCC18 pin, IVDD pin, VDDA pin, VDDC pin is connected to the VGA power output end of VGA power supply stabilization circuit, the PWR5V pin of described IT6692FN chip is connected to 5V power end, the COMP pin of described IT6692FN chip is connected to the VGA power output end of VGA power supply stabilization circuit through the 5th electric capacity, the ENTEST pin of described IT6692FN chip, PAD pin is connected to GND end, the RXDDCSCL pin of described IT6692FN chip, RXDDCSDA pin is respectively through the 9th, the HDMI_SCL of the tenth resistance and terminal device holds, HDMI_SDA holds connection, the SYSRSTN pin of described IT6692FN chip and one end of the 11 resistance, one end of 12 resistance connects, and be connected to GND end through the 6th electric capacity, the other end of described 11 resistance is connected to 5V power end, the other end of described 12 resistance is held as VGA_RST, namely HDMI exports the reset signal input end of conversion VGA output circuit, the HPD pin of described IT6692FN chip is held with the HPD of described HDMI and is connected, the HSYNC pin of described IT6692FN chip, VSYNC pin is respectively through the 13 resistance, 14 resistance is connected with the respective end of described USB interface, and be connected to GND end through the 4th to the 5th electrostatic prevention AZ5725-01FTVS pipe respectively, the IORP pin of described IT6692FN chip, IOGP pin, IOBG pin is connected with the respective end of described USB interface respectively, and be connected to GND end through the 6th to the 8th electrostatic prevention AZ5725-01FTVS pipe respectively, the IORP pin of described IT6692FN chip, IOGP pin, the IORN pin of IOBG pin and described IT6692FN chip, IOGN pin, IOBN pin is also connected to GND end through the 15 to the 20 resistance respectively.
Compared to prior art, the utility model has following beneficial effect:
The utility model reduces the design complexities of small-sized display adaptive terminal equipment, decrease the cost of development of carrying out repeatedly circuit design for distinct interface, ensure that the compatibility that miniscope adaptive terminal equipment various video signal exports and stability simultaneously.
Accompanying drawing explanation
Fig. 1 is the enforcement block diagram of the utility model circuit.
Fig. 2 is the utility model HDMI output bus circuit theory diagrams.
Fig. 3 is that the utility model HDMI exports conversion DVI output circuit schematic diagram.
Fig. 4 is that the utility model HDMI exports conversion VGA output circuit schematic diagram.
Fig. 5 is the utility model VGA power supply stabilization circuit schematic diagram.
Embodiment
Below in conjunction with accompanying drawing, the technical solution of the utility model is specifically described.
As Figure 1-5, the utility model devise a kind of can configure compatible with HDMI, DVI, VGA signal video output interface circuit.This design circuit comprises, HDMI output bus circuit, and HDMI exports conversion DVI output circuit, and HDMI exports conversion VGA output circuit, and HDMI, DVI, VGA export the method for designing of one-out-three configuration.Welded by different circuit materials, the one-out-three configuration of HDMI, DVI, VGA output interface can be carried out, reduce the design complexities of small-sized display adaptive terminal equipment, decrease the cost of development of carrying out repeatedly circuit design for distinct interface, ensure that the compatibility that miniscope adaptive terminal equipment various video signal exports and stability simultaneously.
Compared to the implementation method being equipped with three kinds of interfaces while current, the configurable compatible video output interface circuit that the utility model proposes, while ensureing good video display performance, advantageously in the Miniaturization Design of embedded adaptive terminal equipment, and significantly can reduce design, the manufacturing cost of complete machine.
USB interface is the most widely used interface type on display, and most displays is all with this kind of interface.The HDMI that the utility model have employed IT6692FN turns VGA converter, meets HDMI1.3a specification completely, can support 1080P resolution, exportable maximum 10 dark VGA signals.USB interface modular circuit is as the rear stage modular circuit of HDMI/DVI interface circuit, employ the hardware design of overlapping arrangement of staggering equally, select suitable hardware material to carry out different interface configuration, finally achieve the compatible output circuit of three kinds of display interfaces.
The utility model circuit is implemented as follows.
The compatible output circuit of a kind of liquid crystal display adaptive terminal equipment of the present utility model, comprises the HDMI output bus circuit, HDMI output conversion DVI output circuit and the HDMI that are connected to terminal device HDMI and export and exports conversion VGA output circuit.
As shown in Figure 2, described HDMI output bus circuit comprises the first to the second Chip-R row, the first to the second electrostatic prevention AZ1045-04FTVS row, the first to the 8th resistance, the first to the 3rd metal-oxide-semiconductor, the first to the second electric capacity, schottky diode, the first to the 3rd electrostatic prevention AZ5725-01FTVS pipe, HDMI power supply and HDMI; One end of described the first to the second Chip-R row is connected with the HDMI signal sending end of terminal device, and the other end is connected with the respective pins of described HDMI through first, second electrostatic prevention AZ1045-04FTVS row respectively; One end of described first resistance, one end of the second resistance and the source electrode of the first metal-oxide-semiconductor are held with the HDMI_SDA of terminal device and are connected, and the drain electrode of described first metal-oxide-semiconductor is connected with one end of the 3rd resistance, and are connected to the SDA end of described HDMI; Described one end of 4th resistance, the source electrode of the second metal-oxide-semiconductor are held with the HDMI_CEC of terminal device and are connected, and the drain electrode of described second metal-oxide-semiconductor is connected to the CEC end of described HDMI; One end of described 5th resistance, one end of the 6th resistance, one end of the first electric capacity are held with the HDMI_HPD of terminal device and are connected, and the described other end of the 6th resistance is held with the HPD of described HDMI and is connected; One end of described 7th resistance, the source electrode of the 3rd metal-oxide-semiconductor are held with the HDMI_SCL of terminal device and are connected, and the drain electrode of described 3rd metal-oxide-semiconductor is connected with one end of the 8th resistance, and are connected to the SCL end of described HDMI; + 5V the end of described HDMI is connected to HDMI power output end, and be connected to 5V power end through schottky diode, described HDMI+5V end also hold with the GND_1 of HDMI through the second electric capacity, TX2SD1 holds, TX1SD2 holds, TX0SD3 holds, TXCSD4 holds and is connected, the GND_1 end of described HDMI also hold with the GND_2 of HDMI, GND_3 hold and is all connected to GND and hold, and the CEC end of described HDMI, SCL hold, SDA holds and is also connected to GND through the first to the 3rd electrostatic prevention AZ5725-01FTVS pipe respectively and holds; The other end of described first resistance, the other end of the 3rd resistance, the other end of the 7th resistance, the other end of the 8th resistance are connected to the power output end of described HDMI, the grid of the other end of described second resistance, the other end of the 4th resistance, the first metal-oxide-semiconductor, the grid of the second metal-oxide-semiconductor, the grid of the 3rd metal-oxide-semiconductor are connected to 3.3V power end, and the described other end of the 5th resistance, the other end of the first electric capacity are connected to GND end.
As shown in Figure 3, described HDMI exports conversion DVI output circuit and comprises a DVI interface, + the 5V of described DVI interface holds, D2+ end, D2-end, D1+ end, D1-end, D0+ hold, D0-end, CK+ end, CK-end, DDCCLK end, DDCDATA hold, HPDET end is held with+the 5V of described HDMI respectively, TX2+ holds, TX2-holds, TX1+ holds, TX1-holds, TX0+ holds, TX0-holds, TXC+ holds, TXC-holds, SCL holds, SDA holds, HPD holds and is connected, and SHELL1 end, the SHELL2 end of described DVI interface are all connected to GND end.
As illustrated in figures 4-5, described HDMI exports that conversion VGA output circuit comprises IT6692FN chip, VGA power supply stabilization circuit, USB interface, the crystal oscillating circuit be connected with described IT6692FN chip, reset circuit, the 9th to the 20 resistance, the 3rd to the 6th electric capacity, the 4th to the 8th electrostatic prevention AZ5725-01FTVS manage, the respective pins of described IT6692FN chip is connected with the HDMI signal sending end of terminal device, the AVCC33 pin of described IT6692FN chip is connected with 3.3V power end through magnetic bead, and through the 3rd, 4th electric capacity is connected to GND end, the OVDD pin of described IT6692FN chip is connected to 3.3V power end, the PVCC18 pin of described IT6692FN chip, APVCC18 pin, AVCC18 pin, IVDD pin, VDDA pin, VDDC pin is connected to the VGA power output end of VGA power supply stabilization circuit, the PWR5V pin of described IT6692FN chip is connected to 5V power end, the COMP pin of described IT6692FN chip is connected to the VGA power output end of VGA power supply stabilization circuit through the 5th electric capacity, the ENTEST pin of described IT6692FN chip, PAD pin is connected to GND end, the RXDDCSCL pin of described IT6692FN chip, RXDDCSDA pin is respectively through the 9th, the HDMI_SCL of the tenth resistance and terminal device holds, HDMI_SDA holds connection, the SYSRSTN pin of described IT6692FN chip and one end of the 11 resistance, one end of 12 resistance connects, and be connected to GND end through the 6th electric capacity, the other end of described 11 resistance is connected to 5V power end, the other end of described 12 resistance is held as VGA_RST, namely HDMI exports the reset signal input end of conversion VGA output circuit, the HPD pin of described IT6692FN chip is held with the HPD of described HDMI and is connected, the HSYNC pin of described IT6692FN chip, VSYNC pin is respectively through the 13 resistance, 14 resistance is connected with the respective end of described USB interface, and be connected to GND end through the 4th to the 5th electrostatic prevention AZ5725-01FTVS pipe respectively, the IORP pin of described IT6692FN chip, IOGP pin, IOBG pin is connected with the respective end of described USB interface respectively, and be connected to GND end through the 6th to the 8th electrostatic prevention AZ5725-01FTVS pipe respectively, the IORP pin of described IT6692FN chip, IOGP pin, the IORN pin of IOBG pin and described IT6692FN chip, IOGN pin, IOBN pin is also connected to GND end through the 15 to the 20 resistance respectively.
HDMI of the present utility model has done following work in hardware design:
1. add the level translators such as I2C, CEC, HDP, promote compatible, stability;
2. add esd protection circuit, the design TMDS signal uses junction capacity to be less than the TVS pipe AZ1045-04F of 0.5pF, and can support the speed being 1080p/120hz to the maximum, esd protection grade can reach IEC61000-4-2 standard;
3. add the design of B5819W schottky diode HDMI5V power supply reverse-filling;
4. on PCBLAYOUT, TMDS must 100 ohm+-10% impedance matching, and TMDS signal wire is tried one's best top layer cabling.
In principle, the complete backward compatible DVI of HDMI, it is compatible with HDMI on stitch, just have employed different encapsulation.DVI interface of the present utility model adopts the pure digi-tal interface shape of conventional DVI-D.In hardware design, HDMI and DVI interface is stacked the layout that staggers, then selecting corresponding interface socket to weld can realize.In addition, DVI compares HDMI, does not mainly support audio frequency, information frame, YUV color space etc.Therefore, on Software for Design, all HDMI function-drivens are all realized.Just when connected display does not support HDMI, some function is closed detecting.So be the key realizing the display of HDMI and DVI compatibility to the parameter detecting of display EDID.Parameter detecting for connected display mainly obtains by the DDCI2C interface of master chip the EDID information stored in display EZPROM.Be HDMI display as determined, then open all HDMI functions.Otherwise if cannot find effective VSDB identifier, software just only opens DVI function.In addition, in order to compatible DVI display better, the type of connect display can be judged by reading displayed device EDID information, thus determine the repertoire whether opening HDMI.
Be more than preferred embodiment of the present utility model, all changes done according to technical solutions of the utility model, when the function produced does not exceed the scope of technical solutions of the utility model, all belong to protection domain of the present utility model.
Claims (4)
1. a compatible output circuit for liquid crystal display adaptive terminal equipment, is characterized in that: comprise the HDMI output bus circuit, HDMI output conversion DVI output circuit and the HDMI that are connected to terminal device HDMI and export and export conversion VGA output circuit.
2. the compatible output circuit of a kind of liquid crystal display adaptive terminal equipment according to claim 1, is characterized in that: described HDMI output bus circuit comprises the first to the second Chip-R row, the first to the second electrostatic prevention AZ1045-04FTVS row, the first to the 8th resistance, the first to the 3rd metal-oxide-semiconductor, the first to the second electric capacity, schottky diode, the first to the 3rd electrostatic prevention AZ5725-01FTVS pipe, HDMI power supply and HDMI; One end of described the first to the second Chip-R row is connected with the HDMI signal sending end of terminal device, and the other end is connected with the respective pins of described HDMI through first, second electrostatic prevention AZ1045-04FTVS row respectively; One end of described first resistance, one end of the second resistance and the source electrode of the first metal-oxide-semiconductor are held with the HDMI_SDA of terminal device and are connected, and the drain electrode of described first metal-oxide-semiconductor is connected with one end of the 3rd resistance, and are connected to the SDA end of described HDMI; Described one end of 4th resistance, the source electrode of the second metal-oxide-semiconductor are held with the HDMI_CEC of terminal device and are connected, and the drain electrode of described second metal-oxide-semiconductor is connected to the CEC end of described HDMI; One end of described 5th resistance, one end of the 6th resistance, one end of the first electric capacity are held with the HDMI_HPD of terminal device and are connected, and the described other end of the 6th resistance is held with the HPD of described HDMI and is connected; One end of described 7th resistance, the source electrode of the 3rd metal-oxide-semiconductor are held with the HDMI_SCL of terminal device and are connected, and the drain electrode of described 3rd metal-oxide-semiconductor is connected with one end of the 8th resistance, and are connected to the SCL end of described HDMI; + 5V the end of described HDMI is connected to HDMI power output end, and be connected to 5V power end through schottky diode, described HDMI+5V end also hold with the GND_1 of HDMI through the second electric capacity, TX2SD1 holds, TX1SD2 holds, TX0SD3 holds, TXCSD4 holds and is connected, the GND_1 end of described HDMI also hold with the GND_2 of HDMI, GND_3 hold and is all connected to GND and hold, and the CEC end of described HDMI, SCL hold, SDA holds and is also connected to GND through the first to the 3rd electrostatic prevention AZ5725-01FTVS pipe respectively and holds; The other end of described first resistance, the other end of the 3rd resistance, the other end of the 7th resistance, the other end of the 8th resistance are connected to the power output end of described HDMI, the grid of the other end of described second resistance, the other end of the 4th resistance, the first metal-oxide-semiconductor, the grid of the second metal-oxide-semiconductor, the grid of the 3rd metal-oxide-semiconductor are connected to 3.3V power end, and the described other end of the 5th resistance, the other end of the first electric capacity are connected to GND end.
3. the compatible output circuit of a kind of liquid crystal display adaptive terminal equipment according to claim 2, it is characterized in that: described HDMI exports conversion DVI output circuit and comprises a DVI interface, + 5V the end of described DVI interface, D2+ holds, D2-holds, D1+ holds, D1-holds, D0+ holds, D0-holds, CK+ holds, CK-holds, DDCCLK holds, DDCDATA holds, HPDET end is held with+the 5V of described HDMI respectively, TX2+ holds, TX2-holds, TX1+ holds, TX1-holds, TX0+ holds, TX0-holds, TXC+ holds, TXC-holds, SCL holds, SDA holds, HPD holds connection, the SHELL1 end of described DVI interface, SHELL2 end is all connected to GND end.
4. the compatible output circuit of a kind of liquid crystal display adaptive terminal equipment according to claim 2, is characterized in that: described HDMI exports that conversion VGA output circuit comprises IT6692FN chip, VGA power supply stabilization circuit, USB interface, the crystal oscillating circuit be connected with described IT6692FN chip, reset circuit, the 9th to the 20 resistance, the 3rd to the 6th electric capacity, the 4th to the 8th electrostatic prevention AZ5725-01FTVS manage, the respective pins of described IT6692FN chip is connected with the HDMI signal sending end of terminal device, the AVCC33 pin of described IT6692FN chip is connected with 3.3V power end through magnetic bead, and through the 3rd, 4th electric capacity is connected to GND end, the OVDD pin of described IT6692FN chip is connected to 3.3V power end, the PVCC18 pin of described IT6692FN chip, APVCC18 pin, AVCC18 pin, IVDD pin, VDDA pin, VDDC pin is connected to the VGA power output end of VGA power supply stabilization circuit, the PWR5V pin of described IT6692FN chip is connected to 5V power end, the COMP pin of described IT6692FN chip is connected to the VGA power output end of VGA power supply stabilization circuit through the 5th electric capacity, the ENTEST pin of described IT6692FN chip, PAD pin is connected to GND end, the RXDDCSCL pin of described IT6692FN chip, RXDDCSDA pin is respectively through the 9th, the HDMI_SCL of the tenth resistance and terminal device holds, HDMI_SDA holds connection, the SYSRSTN pin of described IT6692FN chip and one end of the 11 resistance, one end of 12 resistance connects, and be connected to GND end through the 6th electric capacity, the other end of described 11 resistance is connected to 5V power end, the other end of described 12 resistance is held as VGA_RST, namely HDMI exports the reset signal input end of conversion VGA output circuit, the HPD pin of described IT6692FN chip is held with the HPD of described HDMI and is connected, the HSYNC pin of described IT6692FN chip, VSYNC pin is respectively through the 13 resistance, 14 resistance is connected with the respective end of described USB interface, and be connected to GND end through the 4th to the 5th electrostatic prevention AZ5725-01FTVS pipe respectively, the IORP pin of described IT6692FN chip, IOGP pin, IOBG pin is connected with the respective end of described USB interface respectively, and be connected to GND end through the 6th to the 8th electrostatic prevention AZ5725-01FTVS pipe respectively, the IORP pin of described IT6692FN chip, IOGP pin, the IORN pin of IOBG pin and described IT6692FN chip, IOGN pin, IOBN pin is also connected to GND end through the 15 to the 20 resistance respectively.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520501848.2U CN204857153U (en) | 2015-07-13 | 2015-07-13 | LCD adaptation terminal equipment's compatible output circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520501848.2U CN204857153U (en) | 2015-07-13 | 2015-07-13 | LCD adaptation terminal equipment's compatible output circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN204857153U true CN204857153U (en) | 2015-12-09 |
Family
ID=54747681
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201520501848.2U Expired - Fee Related CN204857153U (en) | 2015-07-13 | 2015-07-13 | LCD adaptation terminal equipment's compatible output circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN204857153U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112202439A (en) * | 2020-03-31 | 2021-01-08 | 华为技术有限公司 | Capacitor isolation circuit, interface module, chip and system |
-
2015
- 2015-07-13 CN CN201520501848.2U patent/CN204857153U/en not_active Expired - Fee Related
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112202439A (en) * | 2020-03-31 | 2021-01-08 | 华为技术有限公司 | Capacitor isolation circuit, interface module, chip and system |
| CN112202439B (en) * | 2020-03-31 | 2021-09-07 | 华为技术有限公司 | Capacitor isolation circuit, interface module, chip and system |
| WO2021196958A1 (en) * | 2020-03-31 | 2021-10-07 | 华为技术有限公司 | Capacitive isolation circuit, interface module, chip, and system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8266335B2 (en) | Video display device, method of displaying connectors, transmission-line state detection device, transmission line-state detection method and semiconductor integrated circuit | |
| US9197023B2 (en) | Apparatus for enabling simultaneous content streaming and power charging of handheld devices | |
| US8843679B2 (en) | Transmitting device, transmitting method, receiving device, receiving method, transmitting/receiving system, and cable | |
| EP2728899A2 (en) | Multi-purpose connector for multiplexing headset interface into high definition video and audio interface and handheld electronic device | |
| TWI525531B (en) | Electronic device and video data receiving method thereof | |
| CN202077127U (en) | Video signal format conversion circuit | |
| US20170311030A1 (en) | Transmission apparatus, transmission method, reception apparatus, and reception method | |
| US9047800B2 (en) | Methods for external display resolution selection | |
| US20120005381A1 (en) | Universal serial bus (usb) interface device having functions of high definition conversion and audio supporting | |
| CN203181090U (en) | High-definition multimedia signal conversion apparatus | |
| CN205195849U (en) | Signal transmission circuit | |
| CN204857153U (en) | LCD adaptation terminal equipment's compatible output circuit | |
| US8456456B2 (en) | Dongle | |
| US9756384B2 (en) | Electronic device with different processing modes | |
| CN107846588B (en) | Method and device for acquiring serial port record information in television | |
| CN203457237U (en) | HDMI-based signal distributor | |
| CN110113552A (en) | A kind of miniscope drive circuit system | |
| CN202634582U (en) | Signal converter for converting MHL (Mobile High-Definition Link) signal into HDMI (High-Definition Multimedia Interface) signal | |
| KR101236299B1 (en) | A usb hub and hdmi adapter | |
| CN202495601U (en) | Socket for HDMI signal transmission, HDMI transmission line, system and digital television | |
| CN210223511U (en) | Display driving board | |
| CN201045695Y (en) | Signal processing circuit for VGA interface and television set equipped with the same | |
| JP2011004215A (en) | Signal supply system, signal repeater, electronic apparatus, and method and program therein | |
| CN205005168U (en) | HDMI connecting wire with operating condition shows | |
| CN205356608U (en) | A controlgear for intelligent LED TV |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20151209 Termination date: 20180713 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |