CN204832830U - Upper and lower electric time schedule control circuit and electrical power generating system - Google Patents
Upper and lower electric time schedule control circuit and electrical power generating system Download PDFInfo
- Publication number
- CN204832830U CN204832830U CN201520534769.1U CN201520534769U CN204832830U CN 204832830 U CN204832830 U CN 204832830U CN 201520534769 U CN201520534769 U CN 201520534769U CN 204832830 U CN204832830 U CN 204832830U
- Authority
- CN
- China
- Prior art keywords
- power
- time
- sequence control
- control module
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn - After Issue
Links
Landscapes
- Direct Current Feeding And Distribution (AREA)
Abstract
The utility model is suitable for a power management area provides an upper and lower electric time schedule control circuit and electrical power generating system, upper and lower electric time schedule control circuit include with the upper and lower electric control that a n power module's input connect is altogether held, through a charging resistor R1 with 1 time schedule control module to the n time schedule control module that upper and lower electric control end is connected respectively, the 1 time schedule control module to the output of n time schedule control module respectively with a n power module's messenger can hold the connection, wherein, the 2 time schedule control module to the input of n time schedule control module respectively with a n power module's output corresponds to be connected, N >= 2 and n are the positive integer. The utility model discloses a simple structure's delay circuit can realize upper and lower electricity sequential control, easily production and popularization to the multiple power supplies module.
Description
Technical field
The utility model belongs to field of power management, particularly relates to a kind of Power-up/down time sequence control circuit and power-supply system.
Background technology
Along with the development of electronic technology, the structure of the Circuits System of various electronic product becomes increasingly complex, and usually needs to rely on multiple power supply to power, in order to ensure that the reliability power management techniques of system works develops thereupon.The reliability requirement of multi-power supply system to power supply is higher, and wherein electrifying timing sequence and lower electric sequential control are very important technology in multi-power system, and it directly has influence on the reliability of electronic product start, shutdown.If the electrifying timing sequence of multi-power supply system and lower electric sequential are not controlled well, system data can be caused to lose even damage circuit components and to cause the system failure.
At present, conventional power management techniques selects PMU (PhasorMeasurementUnit usually, Power Management Unit) chip carrys out the electrifying timing sequence of the power supply of control circuit system, and PMU power management chip exists uncontrollable power supply power-fail sequential, different power supplys is exported to occasion must select different PMU chip pin numbers and peripheral circuit components and parts are many, for defects such as the occasion that some volume requirements are higher cannot meet the demands.Another conventional power management techniques is CPLD (ComplexProgrammableLogicDevice, CPLD) technology, the output I/O pin of CPLD is utilized to control the control pin of different electrical power chip, CPLD is programmable logic device (PLD), can the output order of each pin of control of finishing and time interval of each pin flexibly, but CPLD technology can increase complexity and the hardware cost of product.For the power-on and power-off sequential control of multiple power supplies, existing power management chip cannot meet the control to lower electric sequential, and can not select power supply output timing flexibly.
Utility model content
The object of the utility model embodiment is to provide a kind of Power-up/down time sequence control circuit and power-supply system, is intended to solve current power management chip and can not controls the lower electric sequential of multiple power supplies and can not control electrifying timing sequence, complex structure, poor stability, the problem with high costs of power supply flexibly.
The utility model embodiment is achieved in that a kind of Power-up/down time sequence control circuit, and for the up/down electricity sequential of a control n power module, described Power-up/down time sequence control circuit comprises:
The power-on and power-off control end connect altogether with the input end of a described n power module;
The 1st time-sequence control module be connected respectively by a charging resistor R1 and described power-on and power-off control end is to the n-th time-sequence control module;
Described 1st time-sequence control module is connected with the Enable Pin of a described n power module respectively to the output terminal of the n-th time-sequence control module;
Wherein, the 2nd time-sequence control module connects to the input end of the n-th time-sequence control module is corresponding with the output terminal of a described n power module respectively;
Described n >=2 and n is positive integer.
Preferably, described 1st time-sequence control module comprises diode D1, electric capacity C1 and discharge resistance R2, wherein, the positive pole of diode D1 meets charging resistor R1, the negative pole of diode D1 is the output terminal of described 1st time-sequence control module, between the negative pole that electric capacity C1 and discharge resistance R2 is connected in parallel on diode D1 and ground, the resistance of discharge resistance R2 is much larger than the resistance of charging resistor R1;
Described 2nd time-sequence control module comprises diode Di, discharge resistance R to the i-th time-sequence control module in the (n-1)th time-sequence control module
2i-1, electric capacity Ci and charging resistor R
2i, wherein, diode Di Opposite direction connection is in charging resistor R1 and discharge resistance R
2i-1first end between, discharge resistance R
2i-1the second end, the first end of electric capacity Ci and charging resistor R
2ifirst end connect the output terminal forming described i-th time-sequence control module altogether, the second end ground connection of electric capacity Ci, charging resistor R
2ithe second end be the input end of described i-th time-sequence control module;
Wherein, 2≤i < n, and i is positive integer, described 2nd time-sequence control module is all not identical to the resistance of the discharge resistance in the (n-1)th time-sequence control module.
Preferably, described n-th time-sequence control module comprises diode Dn, electric capacity Cn and charging resistor R
2n, wherein, the negative pole of diode Dn connects charging resistor R1, the positive pole of diode Dn, the first end of electric capacity Cn and charging resistor R
2nfirst end connect the output terminal forming described n-th time-sequence control module altogether, the second end ground connection of electric capacity Cn, charging resistor R
2nthe second end be the input end of described n-th time-sequence control module.
Preferably, described n-th time-sequence control module also comprises discharge resistance R
2n-1, described discharge resistance R
2n-1be connected to the positive pole of diode Dn and first end, the charging resistor R of electric capacity Cn
2nfirst end between, described 2nd time-sequence control module is all not identical to the resistance of the discharge resistance in the n-th time-sequence control module.
Preferably, described 2nd time-sequence control module successively decreases successively to the resistance of the discharge resistance in the n-th time-sequence control module.
Preferably, described 1st time-sequence control module is adjustable resistance to the charging resistor in the n-th time-sequence control module, and/or described 1st time-sequence control module is adjustable resistance to the discharge resistance in the n-th time-sequence control module, and/or described 1st time-sequence control module is tunable capacitor to the electric capacity in the n-th time-sequence control module.
The utility model embodiment also provides a kind of power-supply system, and described power-supply system comprises Power-up/down time sequence control circuit as previously mentioned, the equal ground connection of a described n power module.
Preferably, any one power module in a described n power module is any one in DC-DC chip, LDO chip or isolation module.
A kind of Power-up/down time sequence control circuit that the utility model embodiment provides and power-supply system, its beneficial effect is: the utility model forms structure simple delay circuit by resistance, electric capacity, can realize the control of electrifying timing sequence to multiple power module and lower electric sequential; By arranging diode in circuit, utilize the one-way conduction feature of diode, the electrifying timing sequence of the simple and effective differentiation multiple power supplies of energy and lower electric sequential; Form delay circuit by variable resistor and variable capacitance, can control flexibly to power on and time of lower electric process time delay; The utility model also has that structure is simple, stability is high, with low cost, wiring is simply saved space, controlled the features such as flexible, is suitable for extensively promoting and large-scale production.
Accompanying drawing explanation
The basic structure block diagram that the Power-up/down time sequence control circuit that Fig. 1 provides for the utility model embodiment is connected with n power module;
The circuit diagram of the Power-up/down time sequence control circuit that Fig. 2 provides for a preferred embodiment of the present utility model;
During the n=3 that Fig. 3 provides for a preferred embodiment of the present utility model, the circuit diagram that Power-up/down time sequence control circuit is connected with 3 power modules.
During the n=3 that Fig. 4 provides for another preferred embodiment of the present utility model, the circuit diagram of Power-up/down time sequence control circuit and 3 power modules.
Embodiment
In order to make the purpose of this utility model, technical scheme and advantage clearly understand, below in conjunction with drawings and Examples, the utility model is further elaborated.Should be appreciated that specific embodiment described herein only in order to explain the utility model, and be not used in restriction the utility model.
As shown in Figure 1, the Power-up/down time sequence control circuit 100 that the utility model provides comprises:
The power-on and power-off control end that the input end being total to n power module to the n-th power module 20n with the 1st power module 201, the 2nd power module 202 power module connects altogether;
The 1st time-sequence control module 101 be connected respectively with described power-on and power-off control end by a charging resistor R1, the 1st time-sequence control module 102 to the n-th time-sequence control module 10n;
The output terminal of described 1st time-sequence control module 101 to the n-th time-sequence control module 10n is connected with the Enable Pin of a described n power module respectively;
Wherein, the input end of the 2nd time-sequence control module 102 to the n-th time-sequence control module 10n is corresponding with the output terminal of a described n power module respectively connects;
Described n >=2 and n is positive integer.
In a particular application, each power module in the 1st power module 201 to the n-th power module 20n can select any one in DC-DC chip, LDO chip or isolation module.
The Power-up/down time sequence control circuit of multiple power supplies provided by the utility model can be connected with multiple power supplies module, to control the electrifying timing sequence of multiple power supplies and lower electric sequential.
As shown in Figure 2, in a preferred embodiment of the present utility model, described 1st time-sequence control module 101 comprises diode D1, electric capacity C1 and discharge resistance R2, wherein, the positive pole of diode D1 meets charging resistor R1, the negative pole of diode D1 is the output terminal EN_VDD1 of described 1st time-sequence control module, and between the negative pole that electric capacity C1 and discharge resistance R2 is connected in parallel on diode D1 and ground, the resistance of discharge resistance R2 is much larger than the resistance of charging resistor R1;
The i-th time-sequence control module 10i in described 2nd time-sequence control module 102 to the (n-1)th time-sequence control module comprises diode Di, discharge resistance R
2i-1, electric capacity Ci and charging resistor R
2i, wherein, diode Di Opposite direction connection is in charging resistor R1 and discharge resistance R
2i-1first end between, discharge resistance R
2i-1the second end, the first end of electric capacity Ci and charging resistor R
2ifirst end meet the output terminal EN_VDDi forming described i-th time-sequence control module altogether, the second end ground connection of electric capacity Ci, charging resistor R
2ithe second end be the input end VDD of described i-th time-sequence control module
i-1;
Described n-th time-sequence control module comprises diode Dn, electric capacity Cn and charging resistor R
2n, wherein, the negative pole of diode Dn connects charging resistor R1, the positive pole of diode Dn, the first end of electric capacity Cn and charging resistor R
2nfirst end meet the output terminal EN_VDDn forming described n-th time-sequence control module altogether, the second end ground connection of electric capacity Cn, charging resistor R
2nthe second end be the input end VDD of described n-th time-sequence control module
n-1;
Wherein, 2≤i < n, and i is positive integer, the resistance of the discharge resistance in described 2nd time-sequence control module 102 to the (n-1)th time-sequence control module is all not identical.
The 1st power module corresponding to 1st time-sequence control module powers at first, finally descend electricity, and the 2nd time-sequence control module is in the (n-1)th time-sequence control module, and the power module corresponding to the time-sequence control module that discharge resistance resistance is larger first powers on, rear lower electricity.
In a particular application, 2nd time-sequence control module can successively decrease successively to the resistance size of the discharge resistance in the (n-1)th time-sequence control module and also can increase progressively successively, if the resistance of discharge resistance is successively decreased successively, then with the 1st time-sequence control module to corresponding the 1st power module connected of the (n-1)th time-sequence control module to the electric sequence of the (n-1)th power module be positive sequence, lower electricity order be inverted order; If the resistance of discharge resistance increases progressively successively, then with the 1st time-sequence control module to corresponding the 1st power module connected of the (n-1)th time-sequence control module to the electric sequence of the (n-1)th power module be inverted order, lower electricity order be positive sequence.
When described 2nd power module is in the (n-1)th power module, have j power module to need to power on simultaneously or lower electricity time, can be equal by the resistance of the discharge resistance making the time-sequence control module in this j power module corresponding to each power module, power on while having j power module described in realizing or same electricity at present, wherein 2≤j≤n-2, and j is positive integer.
Every grade of time-sequence control module of the Power-up/down time sequence control circuit of multiple power supplies provided by the utility model only comprises two resistance, an electric capacity and a diode at the most, and circuit structure is simple, and be easy to wiring, stable performance, is suitable for extensively promoting production.
As shown in Figure 2, in another preferred embodiment, described n-th time-sequence control module 10n also comprises discharge resistance R
2n-1, described discharge resistance R
2n-1be connected to the positive pole of diode Dn and first end, the charging resistor R of electric capacity Cn
2nfirst end between, described 2nd time-sequence control module is all not identical to the resistance of the discharge resistance in the n-th time-sequence control module.
During the n=3 that Fig. 3 provides for a preferred embodiment of the present utility model, the circuit diagram of Power-up/down time sequence control circuit.
Consult Fig. 3, in the 1st time-sequence control module 101, charging resistor R1 is connected between described power-on and power-off control end VDD_SYS and the positive pole of diode D1, the negative pole of diode D1 connects the output terminal EN_VDD1 of the 1st power-on and power-off control module, electric capacity C1 and discharge resistance R2 are in parallel and between the negative pole being connected to diode D1 and ground, and the resistance of discharge resistance R2 is much larger than the resistance of charging resistor R1;
In the 2nd time-sequence control module 102, the negative pole of diode D2 connects second end of charging resistor R1, the positive pole of diode D2 connects the first end of discharge resistance R3, the first end of second end of discharge resistance R3, the first end of electric capacity C2 and resistance R4 is connected to the output terminal EN_VDD2 of the 2nd power-on and power-off control module altogether, the second end ground connection of electric capacity C2, the input end VDD1 of the second termination the 2nd power-on and power-off control module of charging resistor R4;
In the 3rd time-sequence control module 103, the negative pole of diode D3 connects second end of charging resistor R1, the positive pole of diode D3 connects the first end of discharge resistance R5, the first end of second end of discharge resistance R5, the first end of electric capacity C3 and charging resistor R6 is connected to the output terminal EN_VDD3 of the 3rd power-on and power-off control module altogether, the second end ground connection of electric capacity C3, the input end VDD2 of the second termination the 3rd power-on and power-off control module of charging resistor R6;
The resistance magnitude relationship of discharge resistance R3 and discharge resistance R5 is: R3 > R5;
The basis of above-mentioned Power-up/down time sequence control circuit adds 3 corresponding power modules;
1st power module 201, the 2nd power module 202 and the 3rd power module 203 are respectively chip U1, chip U2 and chip U3, and described each chip includes 4 pins;
Wherein, the input end VDD_SYS of No. 1 pin VIN difference corresponding 1st power module 201, the 2nd power module 202 and the 3rd power module 203 of each chip, each input end VDD_SYS is all connected with power-on and power-off control end VDD_SYS;
No. 2 equal ground connection of pin GND of each chip;
No. 3 pin EN of each chip respectively Enable Pin EN_VDD1, the Enable Pin EN_VDD2 of corresponding 1st power module 201, the 2nd power module 202 and the 3rd power modules 203 and Enable Pin EN_VDD3, described Enable Pin EN_VDD1 to Enable Pin EN_VDD3 connect one to one to the output terminal EN_VDD3 of the 3rd power-on and power-off time-sequence control module with the output terminal EN_VDD1 of described 1st power-on and power-off time-sequence control module respectively;
Output terminal VDD1, output terminal VDD2, the output terminal VDD3 of No. 4 pin VOUT difference corresponding 1st power module 201, the 2nd power module 202 and the 3rd power modules 203 of each chip, described output terminal VDD1 and output terminal VDD2 connects one to one with the input end VDD1 of described 1st power-on and power-off time-sequence control module, the input end VDD2 of the 1st power-on and power-off time-sequence control module respectively.
In a particular application, the capacity of all discharge resistances in Power-up/down time sequence control circuit and the resistance of charging resistor, electric capacity can arbitrarily adjust as required, all discharge resistances and charging resistor all directly can select adjustable resistance, and all electric capacity all directly can select tunable capacitor.
In a particular application, in Fig. 3, the discharge resistance R5 of the 3rd power-on and power-off control module can remove.As shown in Figure 4, during for n=3, the electrical block diagram when discharge resistance R5 in Fig. 3 removes.
Now with the Power-up/down time sequence control circuit shown in Fig. 4, illustrate the concrete principle being controlled 3 power modules by described Power-up/down time sequence control circuit, described principle is as follows:
One, electrifying timing sequence control principle
Electric sequence be the 1st power module 201 at first, secondly, the 3rd power module 203 is last for the 2nd power module 202;
When the VDD_SYS end of the 1st power module 201 powers on, hold the VDD_SYS of the 1st power-on and power-off time-sequence control module 101 be connected to hold with this electrical energy inputs VDD_SYS to be charged directly to C1 by resistance R1 and D1, because charging resistor R1 resistance is very little, discharge resistance R2 resistance is very large, so the voltage that the EN_VDD of the 1st power-on and power-off time-sequence control module 101 be connected with electric capacity C1 and the 1st power module 201 holds immediately can become high level, electric energy is exported with the VDD1 end controlling the 1st power module 201, now because the VDD2 of the 2nd power-on and power-off time-sequence control module 102 and the 2nd power module 202 holds, the VDD3 end of the 3rd power-on and power-off time-sequence control module 103 and the 3rd power module 203 is because the acting in opposition of diode D2 and diode D3, the EN_VDD3 pin of the EV_VDD2 pin of the 2nd power module 202 and the 3rd power module 203 is made still to be low level, now the 2nd power module 202 and the 3rd power supply mould 203 pieces are in off state, thus achieve the 1st power module 201 and power at first,
The VDD1 end of the 1st power module 201 is connected with the VDD1 end of the 2nd power-on and power-off time-sequence control module 102 and exports electric energy, charged to electric capacity C2 by resistance R4, the voltage of electric capacity C2 constantly raises, when the voltage on electric capacity C2 reaches the cut-in voltage of the 2nd power module 202, 2nd power module 202 is opened, held by the VDD2 of its VDD2 end output electric energy to the 3rd power-on and power-off time-sequence control module 103, now the 3rd power module 203 is because the link EN_VDD3 of the 3rd power-on and power-off time-sequence control module 103 and the 3rd power module 203 just just powers on, for low level, the 3rd power module 203 is made still to be in off state, so the 1st power module 201 power on after the 2nd power module 202 power at first.2nd power module 202 arbitrarily adjusts by the resistance of change resistance R4 and the capacity of electric capacity C2 relative to the power on delay time T2_Delay of the 1st power module 201.Time delay, the computing formula of T2_Delay was as follows:
T2_Delay＝R4*C2*Ln[VDD1/(VDD1-Vth)]
(in above formula, Vth is the cut-in voltage of the 2nd power module)
In like manner the VDD2 end of the 2nd power module 202 is connected with the VDD2 end of the 3rd power-on and power-off time-sequence control module 103, and export electric energy, charged to electric capacity C3 by resistance R6, the voltage of electric capacity C3 raises, when the voltage on electric capacity C3 reaches the cut-in voltage of the 3rd power module 203,3rd power module 203 is opened, and exports VDD3 end export electric energy by it.3rd power module 203 relative to the power on delay time T3_Delay of the 2nd power module 202 by changing the random adjustment of resistance R6 and electric capacity C3 capacity.Time delay, the computing formula of T3_Delay was as follows:
T3_Delay＝R6*C3*Ln[VDD2/(VDD2-Vth)]
(in above formula, Vth is the cut-in voltage of the 3rd power module)
Two, lower electric sequential control principle
Lower electricity order be the 3rd power module 203 at first, secondly, the 1st power module 201 is last for the 2nd power module 202;
When the VDD-SYS of the 3rd power module 203 makes a clean sweep of electricity, the VDD_SYS of the 3rd power-on and power-off time-sequence control module 103 be connected is held to hold as low level with VDD_SYS, the EN_VDD3 end of the 3rd power-on and power-off time-sequence control module 103 can by diode D3, resistance R1 rapid discharge, when the voltage of the EN_VDD3 end of the 3rd power module 203 connected in the EN_VDD3 end of the 3rd power-on and power-off time-sequence control module 103 is less than the shutoff voltage of the 3rd power module 203,3rd power module 203 power down, the computing formula of the power down time T3 of the 3rd power module 203 is as follows:
T3＝R1*C3*Ln[(VDD2-Vbe)/Vth]；
(in above formula, Vbe is diode D3 conduction voltage drop, and Vth is the shutoff voltage of the 3rd power module)
When the VDD-SYS of the 2nd power module 202 makes a clean sweep of electricity, the VDD_SYS of the 2nd power-on and power-off time-sequence control module 102 be connected is held to hold as low level with VDD_SYS, the EN_VDD2 end of the 2nd power-on and power-off time-sequence control module can by diode D2, resistance R1 and resistance R3 rapid discharge, when the voltage of the EN_VDD2 end of the 2nd power module 202 connected in the EN_VDD2 end of the 2nd power-on and power-off time-sequence control module 102 is less than the shutoff voltage of the 2nd power module 202,2nd power module 202 power down, the computing formula of the power down time T2 of the 2nd power module 202 is as follows:
T2＝(R1+R3)*C3*Ln[(VDD1-Vbe)/Vth]；
(in above formula, Vbe is diode D2 conduction voltage drop, and Vth is the shutoff voltage of the 2nd power module)
When the VDD-SYS of the 1st power module 201 makes a clean sweep of electricity, the VDD_SYS of the 1st power-on and power-off time-sequence control module 101 be connected is held to hold as low level with VDD_SYS, the EN_VDD1 end of the 1st power-on and power-off time-sequence control module is because the impact of backward dioded D1, its EN_VDD1 end is discharged over the ground by resistance R2, because R2 resistance value ratio is larger, so maximum through the path impedance of electric capacity C1 electric discharge, discharge time is the longest, when the voltage of the EN_VDD1 end of the 1st power module 201 connected in the EN_VDD1 end of the 1st power-on and power-off time-sequence control module 101 is less than the shutoff voltage of the 3rd power module 203, 1st power module 201 power down, the computing formula of the power down time T1 of the 1st power module 201 is as follows:
T1＝R2*C1*Ln[(VDD_SYS-Vbe)/Vth]；
(in above formula, Vbe is diode D1 conduction voltage drop, and Vth is the shutoff voltage of the 1st power module)
In a particular application, as long as so change the resistance of resistance R1, resistance R2 and resistance R3, the capacity of electric capacity C1 and electric capacity C3 is formed suitable RC control circuit to make the resistance in each power-on and power-off control module and corresponding electric capacity, and the power down time length of each power module just can arbitrarily control as required.
A kind of Power-up/down time sequence control circuit that the utility model embodiment provides and power-supply system, form structure simple delay circuit by resistance, electric capacity, can realize the control of electrifying timing sequence to multiple power module and lower electric sequential; By arranging diode in circuit, utilize the one-way conduction feature of diode, the electrifying timing sequence of the simple and effective differentiation multiple power supplies of energy and lower electric sequential; Form delay circuit by variable resistor and variable capacitance, can control flexibly to power on and time of lower electric process time delay; The utility model also has that structure is simple, stability is high, with low cost, wiring is simply saved space, controlled the features such as flexible, is suitable for extensively promoting and large-scale production.
The foregoing is only preferred embodiment of the present utility model; not in order to limit the utility model; all do within spirit of the present utility model and principle any amendment, equivalent to replace and improvement etc., all should be included within protection domain of the present utility model.
Claims (8)
1. a Power-up/down time sequence control circuit, for the up/down electricity sequential of a control n power module, it is characterized in that, described Power-up/down time sequence control circuit comprises:
The power-on and power-off control end connect altogether with the input end of a described n power module;
The 1st time-sequence control module be connected respectively by a charging resistor R1 and described power-on and power-off control end is to the n-th time-sequence control module;
Described 1st time-sequence control module is connected with the Enable Pin of a described n power module respectively to the output terminal of the n-th time-sequence control module; 2nd time-sequence control module connects to the input end of the n-th time-sequence control module is corresponding with the output terminal of a described n power module respectively;
Described n >=2 and n is positive integer.
2. Power-up/down time sequence control circuit as claimed in claim 1, it is characterized in that, described 1st time-sequence control module comprises diode D1, electric capacity C1 and discharge resistance R2, wherein, the positive pole of diode D1 meets charging resistor R1, the negative pole of diode D1 is the output terminal of described 1st time-sequence control module, and between the negative pole that electric capacity C1 and discharge resistance R2 is connected in parallel on diode D1 and ground, the resistance of discharge resistance R2 is much larger than the resistance of charging resistor R1;
Described 2nd time-sequence control module comprises diode Di, discharge resistance R to the i-th time-sequence control module in the (n-1)th time-sequence control module
2i-1, electric capacity Ci and charging resistor R
2i, wherein, diode Di Opposite direction connection is in charging resistor R1 and discharge resistance R
2i-1first end between, discharge resistance R
2i-1the second end, the first end of electric capacity Ci and charging resistor R
2ifirst end connect the output terminal forming described i-th time-sequence control module altogether, the second end ground connection of electric capacity Ci, charging resistor R
2ithe second end be the input end of described i-th time-sequence control module;
Wherein, described 2nd time-sequence control module is all not identical to the resistance of the discharge resistance in the (n-1)th time-sequence control module.
3. Power-up/down time sequence control circuit as claimed in claim 2, it is characterized in that, described n-th time-sequence control module comprises diode Dn, electric capacity Cn and charging resistor R
2n, wherein, the negative pole of diode Dn connects charging resistor R1, the positive pole of diode Dn, the first end of electric capacity Cn and charging resistor R
2nfirst end connect the output terminal forming described n-th time-sequence control module altogether, the second end ground connection of electric capacity Cn, charging resistor R
2nthe second end be the input end of described n-th time-sequence control module.
4. Power-up/down time sequence control circuit as claimed in claim 3, it is characterized in that, described n-th time-sequence control module also comprises discharge resistance R
2n-1, described discharge resistance R
2n-1be connected to the positive pole of diode Dn and first end, the charging resistor R of electric capacity Cn
2nfirst end between, described 2nd time-sequence control module is all not identical to the resistance of the discharge resistance in the n-th time-sequence control module.
5. Power-up/down time sequence control circuit as claimed in claim 4, it is characterized in that, described 2nd time-sequence control module successively decreases successively to the resistance of the discharge resistance in the n-th time-sequence control module.
6. Power-up/down time sequence control circuit as claimed in claim 5, it is characterized in that, described 1st time-sequence control module is adjustable resistance to the charging resistor in the n-th time-sequence control module, and/or described 1st time-sequence control module is adjustable resistance to the discharge resistance in the n-th time-sequence control module, and/or described 1st time-sequence control module is tunable capacitor to the electric capacity in the n-th time-sequence control module.
7. a power-supply system, is characterized in that, described power-supply system comprises the Power-up/down time sequence control circuit as described in any one of claim 1 ~ 6.
8. power-supply system as claimed in claim 7, it is characterized in that, any one power module in a described n power module is any one in DC-DC chip, LDO chip or isolation module.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520534769.1U CN204832830U (en) | 2015-07-21 | 2015-07-21 | Upper and lower electric time schedule control circuit and electrical power generating system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520534769.1U CN204832830U (en) | 2015-07-21 | 2015-07-21 | Upper and lower electric time schedule control circuit and electrical power generating system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN204832830U true CN204832830U (en) | 2015-12-02 |
Family
ID=54690410
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201520534769.1U Withdrawn - After Issue CN204832830U (en) | 2015-07-21 | 2015-07-21 | Upper and lower electric time schedule control circuit and electrical power generating system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN204832830U (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106371334A (en) * | 2015-07-21 | 2017-02-01 | 深圳市奇辉电气有限公司 | Circuit for controlling power-on and power-off time sequences and power supply system |
| CN106681209A (en) * | 2016-12-30 | 2017-05-17 | 广州周立功单片机科技有限公司 | Power supply sequential circuit and power supply sequential circuit control system |
| CN111082801A (en) * | 2019-12-06 | 2020-04-28 | 杭州迪普科技股份有限公司 | Time sequence control system and electronic equipment |
-
2015
- 2015-07-21 CN CN201520534769.1U patent/CN204832830U/en not_active Withdrawn - After Issue
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106371334A (en) * | 2015-07-21 | 2017-02-01 | 深圳市奇辉电气有限公司 | Circuit for controlling power-on and power-off time sequences and power supply system |
| CN106371334B (en) * | 2015-07-21 | 2019-03-01 | 深圳市奇辉电气有限公司 | A kind of Power-up/down time sequence control circuit and power-supply system |
| CN106681209A (en) * | 2016-12-30 | 2017-05-17 | 广州周立功单片机科技有限公司 | Power supply sequential circuit and power supply sequential circuit control system |
| CN111082801A (en) * | 2019-12-06 | 2020-04-28 | 杭州迪普科技股份有限公司 | Time sequence control system and electronic equipment |
| CN111082801B (en) * | 2019-12-06 | 2023-09-26 | 杭州迪普科技股份有限公司 | Time sequence control system and electronic equipment |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106371334B (en) | A kind of Power-up/down time sequence control circuit and power-supply system | |
| CN203243032U (en) | Anti-overshoot protection circuit for power supply, and mobile terminal | |
| CN204131210U (en) | Power supply switch circuit and portable electric appts | |
| CN104348347B (en) | Starting circuit for auxiliary power supply of photovoltaic inverter | |
| WO2021233318A1 (en) | Passive cms equalization circuit and method based on super-capacitor | |
| CN103580255A (en) | Quick charging terminal | |
| CN102692948B (en) | The real-time clock low power consumpting controling circuit that SOC (system on a chip) realizes | |
| CN204832830U (en) | Upper and lower electric time schedule control circuit and electrical power generating system | |
| CN204009457U (en) | On/off circuit based on PMU and electronic equipment | |
| CN103412637A (en) | Energy-saving method of phase number variable CPU VR (Central Processing Unit Voltage Regulation) | |
| Rokonuzzaman et al. | Design and implementation of maximum power point tracking solar charge controller | |
| CN201860306U (en) | Time sequence control circuit | |
| CN201569970U (en) | Power soft-start device suitable for USB interface equipment | |
| CN105242426B (en) | The power-up time delay circuit and liquid crystal display of a kind of liquid crystal display | |
| CN105406542A (en) | Voltage-controlled current-limiting charging circuit for supercapacitor bank | |
| CN202157983U (en) | Time-delay control circuit of fan | |
| CN201928185U (en) | Digital control soft-start circuit of switch power integrated circuit | |
| CN205141646U (en) | Surge current suppressing circuit | |
| CN109756215A (en) | A kind of multifunction switch controller and changeable method | |
| CN106374910A (en) | Electrification/de-electrification and discharge control circuit and method for function module | |
| CN101083400A (en) | Power supply device of an electronic device | |
| CN207926553U (en) | A kind of multifunction switch controller | |
| CN208157017U (en) | The control circuit and device of electric timing under a kind of board | |
| CN104281244A (en) | Time-delay device and time-delay circuits | |
| CN103645792B (en) | power management unit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| AV01 | Patent right actively abandoned | ||
| AV01 | Patent right actively abandoned |
Granted publication date: 20151202 Effective date of abandoning: 20190301 |