CN204578496U - The input circuit that can compensate the Duty Cycle Distortion of input signal - Google Patents
The input circuit that can compensate the Duty Cycle Distortion of input signal Download PDFInfo
- Publication number
- CN204578496U CN204578496U CN201520341844.2U CN201520341844U CN204578496U CN 204578496 U CN204578496 U CN 204578496U CN 201520341844 U CN201520341844 U CN 201520341844U CN 204578496 U CN204578496 U CN 204578496U
- Authority
- CN
- China
- Prior art keywords
- input
- duty ratio
- output
- signal
- duty
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn - After Issue
Links
Landscapes
- Pulse Circuits (AREA)
Abstract
The utility model provides a kind of input circuit that can compensate the Duty Cycle Distortion of input signal, and it comprises: duty ratio calibration module, and its reference signal based on predetermined duty cycle produces output signal; Duty detection circuit, its input connects the output of duty ratio calibration module, it detects the duty ratio of the output signal that duty ratio calibration module exports, and output duty cycle calibrates control signal when the duty ratio outputed signal is not equal to predetermined duty cycle, the duty ratio calibration control signal that duty ratio calibration module exports based on duty detection circuit is calibrated duty ratio calibration module, until the duty ratio of the output signal obtained equals predetermined duty cycle; Copy the structure of duty ratio calibration module and the input module that formed, its duty ratio calibration control signal also exported based on duty detection circuit is calibrated input module.Compared with prior art, the input circuit that the utility model provides can compensate the Duty Cycle Distortion of input signal.
Description
[technical field]
The utility model relates to circuit design field, particularly a kind of input circuit that can compensate the Duty Cycle Distortion of input signal.
[background technology]
For input circuit, due to the non-ideal factor such as not mate of device, the distortion of the duty ratio of input signal can be caused.Such as, the duty ratio of input signal is 50%, after input circuit, due to the non-ideal factor such as not mate of the device in this input circuit, the duty ratio outputed signal may be caused to only have 49%, 51%, or other value.The distortion of duty ratio can consume many time margins, especially seems important under high-speed applications condition.At present, the Duty Cycle Distortion of the input signal caused due to the non-ideal factor such as not the mating of device cannot be eliminated, and only has the size by increasing device to reduce.But this can bring the increase of chip area and power consumption.
Therefore, be necessary to propose a kind of input circuit that can compensate the Duty Cycle Distortion of input signal.
[utility model content]
The purpose of this utility model is to provide input circuit, and it can compensate the Duty Cycle Distortion of input signal.
In order to solve the problem, the utility model provides a kind of input circuit that can compensate the Duty Cycle Distortion of input signal, and it comprises: duty ratio calibration module, and its reference signal based on predetermined duty cycle produces output signal; Duty detection circuit, its input connects the output of described duty ratio calibration module, it detects the duty ratio of the output signal that described duty ratio calibration module exports, and output duty cycle calibrates control signal when the duty ratio of described output signal is not equal to predetermined duty cycle, the duty ratio calibration control signal that wherein duty ratio calibration module exports based on duty detection circuit is calibrated duty ratio calibration module, until the duty ratio of the output signal obtained equals predetermined duty cycle; Copy the structure of duty ratio calibration module and the input module that formed, its duty ratio calibration control signal also exported based on duty detection circuit is calibrated input module.
Further, described predetermined duty cycle is 50 percent, and described input circuit also includes: reference voltage generating circuit, and it produces reference voltage signal, reference signal produces circuit, it produces the reference signal of predetermined duty cycle, wherein, the first input end of duty ratio calibration module is connected with the reference signal of described predetermined duty cycle, second input receives described reference voltage signal, its more described reference signal and described reference voltage signal also export the output signal representing comparative result, the first input end of described input module is connected with described desired input signals, second input receives described reference voltage signal, its more described desired input signals and described reference voltage signal also export the target output signal representing comparative result, the duty ratio calibration control signal that duty ratio calibration module exports based on duty detection circuit adjusts and obtains one group of duty ratio calibration parameter, based on adjusting the duty ratio calibration parameter obtained, duty ratio calibration module is calibrated, under the continuous adjustment based on duty ratio calibration control signal, obtain one group of final duty ratio calibration parameter, the duty ratio of based on this group final duty ratio calibration parameter duty ratio calibration module being calibrated to the output signal that it is exported equals predetermined duty cycle.
Further, duty detection circuit comprises buffer, inverter, the first resistance, the second resistance, the first electric capacity, the second electric capacity, comparator and control unit.The input of described buffer is connected with the input of inverter, and the input of described buffer and described inverter receives the output signal exported from duty ratio calibration module; The output of buffer is connected with earth terminal with the first electric capacity via the first resistance successively, the output of inverter is connected with earth terminal with the second electric capacity via the second resistance successively, first resistance is connected with the first input end of comparator with the link of the first electric capacity, second resistance is connected with the second input of comparator with the link of the second electric capacity, the output of comparator is connected with the input of control unit, and the described control unit comparative result output duty cycle that device exports based on the comparison calibrates control signal.
Further, duty ratio calibration module and input module have included output driving circuit, this output driving circuit comprises input, be connected to multiple first between power end and its output to export driver element and be connected to the multiple second output driver elements between its output and ground, the first control switch and PMOS transistor between the output being connected to power end and described output driving circuit is comprised in each first output driver element, comprise in each second output driver element and be connected to nmos pass transistor and the second control switch between output and ground, each first PMOS transistor exported in driver element is connected jointly with each second grid exporting the nmos pass transistor of driver element, form the input of this output driving circuit, after each first PMOS transistor exported in driver element is connected jointly with each second drain electrode exporting the nmos pass transistor of driver element, form the output of this output driving circuit, by controlling the conducting of the first control switch and the second control switch or turning off and can export driver element and second by first of its place and export driver element this output driving circuit of introducing effectively or remove from this output driving circuit, the first control switch of conducting and the number of the second control switch in duty ratio calibration module and input module is controlled based on duty ratio calibration control signal, to realize the calibration to duty ratio calibration module and input module.
Further, described duty ratio calibration module and input module all also include output buffer cell, the input of this output buffer cell is connected with the output of described output driving circuit, and its output is as duty ratio calibration module and the equal output of input module.
Further, when duty detection circuit detects the duty ratio of the output signal that described duty ratio calibration module exports lower than predetermined duty cycle, output duty cycle calibration control signal is with the number of the second control switch of the number and/or minimizing conducting that increase the first control switch of conducting; When duty detection circuit detects the duty ratio of the output signal that described duty ratio calibration module exports higher than predetermined duty cycle, output duty cycle calibration control signal is with the number of the second control switch of the number and/or increase conducting that reduce the first control switch of conducting.
Further, described duty ratio calibration module and input module all also include input comparing unit, the first input end of described input comparing unit connects reference signal or the desired input signals of predetermined duty cycle, second input of described input comparing unit connects a reference voltage signal, and the output of this input comparing unit is connected with the input of described output driving circuit.
Further, described input comparing unit comprises PMOS transistor MP0 and MP1, nmos pass transistor MN0, MN1, MN0B and MN1B.PMOS transistor MP0 is connected with power end with MP1 source electrode, the drain electrode of PMOS transistor MP0 is connected with the drain electrode of nmos pass transistor MN0, the drain electrode of PMOS transistor MP1 is connected with the drain electrode of nmos pass transistor MN1, nmos pass transistor MN0, MN1, the source electrode of MN0B with MN1B is connected with earth terminal, the drain electrode of nmos pass transistor MN0B is connected with the grid of the drain electrode of nmos pass transistor MN0 and nmos pass transistor MN1B, the drain electrode of nmos pass transistor MN1B is connected with the grid of the drain electrode of nmos pass transistor MN1 and nmos pass transistor MN0B, as the first input end of described input comparing unit after the grid of PMOS transistor MP0 is connected with the grid of nmos pass transistor MN0, as the second input of described input comparing unit after the grid of PMOS transistor MP1 is connected with the grid of nmos pass transistor MN1, the node that the drain electrode of PMOS transistor MP1 is connected with the drain electrode of nmos pass transistor MN1 is the output inputting comparing unit.
Compared with prior art, the duty ratio of reference signal to duty ratio calibration module is utilized to calibrate in the utility model, thus achieve the synchronous calibration of the duty ratio to input module, thus can eliminate or reduce device the impact that the Duty Cycle Distortion of non-ideal factor on input signal cause such as not mate.
[accompanying drawing explanation]
In order to be illustrated more clearly in the technical scheme of the utility model embodiment, below the accompanying drawing used required in describing embodiment is briefly described, apparently, accompanying drawing in the following describes is only embodiments more of the present utility model, for those of ordinary skill in the art, under the prerequisite not paying creative work, other accompanying drawing can also be obtained according to these accompanying drawings.Wherein:
Fig. 1 is the input circuit structured flowchart in one embodiment that can compensate the Duty Cycle Distortion of input signal in the utility model;
Fig. 2 is the duty detection circuit structured flowchart in one embodiment in the utility model;
Fig. 3 is duty-ratio calibrating circuit in the utility model or input module structured flowchart in one embodiment; With
Fig. 4 is the output driving circuit circuit diagram in one embodiment in Fig. 3.
[embodiment]
For enabling above-mentioned purpose of the present utility model, feature and advantage become apparent more, are described in further detail the utility model below in conjunction with the drawings and specific embodiments.
Alleged herein " embodiment " or " embodiment " refers to special characteristic, structure or the characteristic that can be contained at least one implementation of the utility model.Different local in this manual " in one embodiment " occurred not all refers to same embodiment, neither be independent or optionally mutually exclusive with other embodiments embodiment.Unless stated otherwise, connection herein, be connected, word that the expression that connects is electrically connected all represents and is directly or indirectly electrical connected.
Fig. 1 is input circuit 100 structured flowchart in one embodiment that can compensate the Duty Cycle Distortion of input signal in the utility model.As shown in Figure 1, described input circuit 100 comprises reference signal and produces circuit 110, reference voltage generating circuit 120, duty ratio calibration module RX_0, duty detection circuit 130 and copy the structure of duty ratio calibration module RX_0 and the input module RX_1 that formed.
Described reference voltage generating circuit 120 produces reference voltage signal VR.Described reference signal produces the reference signal RS that circuit 110 produces predetermined duty cycle.The first input end of duty ratio calibration module RX_0 is connected with the reference signal RS of described predetermined duty cycle, and the second input receives described reference voltage signal VR.The first input end of described input module RX_1 is connected with desired input signals IN, and the second input receives described reference voltage signal VR.
Described duty ratio calibration module RX_0 carries out duty ratio calibration to the reference signal RS of predetermined duty cycle and is outputed signal.In one embodiment, described predetermined duty cycle is 50 percent, is hereinafter introduced for 50 percent, but the technical staff in general field is it is appreciated that this predetermined duty cycle also can change to other values.Described duty ratio calibration module RX_0 benchmark voltage signal VR and reference signal RS, and export the output signal representing comparative result.
The input of described duty detection circuit 130 connects the output of described duty ratio calibration module RX_0, it detects the duty ratio of the output signal that described duty ratio calibration module RX_0 exports, and when the duty ratio outputed signal is not equal to percentage 50 output duty cycle calibration control signal DC, the duty ratio calibration control signal DC that described duty ratio calibration module RX_0 exports based on duty detection circuit 130 calibrates described duty ratio calibration module RX_0, until the duty ratio obtaining outputing signal equals percentage 50.Concrete, when the duty ratio outputed signal is not equal to percentage 50, described duty detection circuit 130 output duty cycle calibration control signal DC, the duty ratio calibration control signal adjustment that duty ratio calibration module 130 exports based on duty detection circuit obtains one group of duty ratio calibration parameter, based on adjusting the duty ratio calibration parameter obtained, described duty ratio calibration module RX_0 is calibrated, when the duty ratio outputed signal equals percentage 50, one group of final duty ratio calibration parameter is obtained based on duty ratio calibration control signal DC, carrying out calibration based on this group final duty ratio calibration parameter to described duty ratio calibration module RX_0 can make the duty ratio outputed signal equal 50 percent.
The structure of described input module RX_1 copies the structure of duty ratio calibration module RX_0, in the utility model, synchronous, the duty ratio calibration control signal that described input module RX_1 also exports based on duty detection circuit is calibrated described input module RX_1.Concrete, described input module RX_1 also can calibrate control signal according to duty ratio and obtain one group of final duty ratio calibration parameter, calibrates described input module RX_1 based on this group final duty ratio calibration parameter.Input module RX_1 comparison object input signal IN and reference voltage signal VR produces the target output signal representing comparative result, duty ratio distortion compared with the duty ratio of desired input signals IN of this target output signal is very little, and target output signal is supplied to application circuit 200 and uses.
Can find out, structure due to described input module RX_1 copies the structure of duty ratio calibration module RX_0, the reference signal RS of predetermined known duty ratio is utilized to calibrate duty ratio calibration module RX_0, the synchronous calibration just achieved input module RX_1, thus can eliminate or reduce the device in input module RX_1 the impact that the Duty Cycle Distortion of non-ideal factor on desired input signals IN cause such as not mate.
Fig. 2 is duty detection circuit 130 structured flowchart in one embodiment in the utility model.As shown in Figure 2, described duty detection circuit 130 comprises buffer BUF, inverter INV, the first resistance R1, the second resistance R2, the first electric capacity C1, the second electric capacity C2, comparator 131 and control unit 132.
The input of described buffer BUF is connected with the input of inverter INV, and the input of described buffer BUF and described inverter INV receives the output signal exported from duty ratio calibration module RX_0.The output of buffer BUF is connected with earth terminal with the first electric capacity C1 via the first resistance R1 successively.The output of inverter INV is connected with earth terminal with the second electric capacity C2 via the second resistance R2 successively.First resistance R1 is connected with the first input end of comparator 131 with the link of the first electric capacity C1.Second resistance R2 is connected with the second input of comparator 131 with the link of the second electric capacity C2, and the output of comparator 131 is connected with the input of control unit 132.The described control unit 132 comparative result output duty cycle that device 131 exports based on the comparison calibrates control signal.
When the duty ratio of the output signal of calibrating is greater than 50 percent, comparator 131 can export high level signal, now think and be necessary the duty ratio of duty ratio calibration module RX_0 to adjust to little direction, therefore described control unit 132 is according to this high level output corresponding duty ratio calibration control signal DC, accordingly, described duty ratio calibration module RX_0 adjusts its duty ratio calibration parameter according to this duty ratio calibration control signal DC, and then reduces the duty ratio of its duty ratio calibration module RX_0; Calibrate output signal duty ratio lower than 50 percent time, comparator 131 meeting output low level signal, now think and be necessary the duty ratio of duty ratio calibration module RX_0 to adjust to large direction, therefore described control unit 132 is according to this high level output corresponding duty ratio calibration control signal DC, accordingly, described duty ratio calibration module RX_0 adjusts its duty ratio calibration parameter according to this duty ratio calibration control signal DC, and then increases the duty ratio of its duty ratio calibration module RX_0.
In the utility model, set locking discipline in described control unit 132, when lock-out state, the duty ratio calibration control signal DC that described control unit 132 exports makes described duty ratio calibration module RX_0 no longer adjust duty ratio calibration parameter.Such as, enter lock-out state when the output of comparator 131 becomes low level from high level, for another example, enter lock-out state when the output of comparator 131 becomes low level from high level.
Fig. 3 is duty-ratio calibrating circuit RX_0 in the utility model or input module RX_1 structured flowchart in another embodiment.In the utility model, the structure of duty-ratio calibrating circuit RX_0 can be identical with the structure of input module RX_1, and just the size of device can be directly proportional.
Described duty-ratio calibrating circuit RX_0 and input module RX_1 includes input comparing unit 310, output driving circuit 320 and exports buffer cell 330.
Described input comparing unit 310 comprises PMOS transistor MP0 and MP1, nmos pass transistor MN0, MN1, MN0B and MN1B.PMOS transistor MP0 is connected with power end with MP1 source electrode, and the drain electrode of PMOS transistor MP0 is connected with the drain electrode of nmos pass transistor MN0, and the drain electrode of PMOS transistor MP1 is connected with the drain electrode of nmos pass transistor MN1.Nmos pass transistor MN0, MN1, MN0B are connected with earth terminal with the source electrode of MN1B, the drain electrode of nmos pass transistor MN0B is connected with the grid of the drain electrode of nmos pass transistor MN0 and nmos pass transistor MN1B, and the drain electrode of nmos pass transistor MN1B is connected with the grid of the drain electrode of nmos pass transistor MN1 and nmos pass transistor MN0B.As the first input end of described input comparing unit after the grid of PMOS transistor MP0 is connected with the grid of nmos pass transistor MN0, this first input end receives reference signal RS or desired input signals IN, as the second input of described input comparing unit after the grid of PMOS transistor MP1 is connected with the grid of nmos pass transistor MN1, this second input receives reference voltage signal VR.The node that the drain electrode of transistor MP1 is connected with the drain electrode of transistor MN1 is the output inputting comparing unit 310.Described input comparing unit 310 for the signal of the signal and the second input that compare its first input end, and exports comparative result by its output.
As shown in Figure 4, described output driving circuit 320 comprises input I, is connected to the N number of first output driver element 321 between power end V/I_SUPPLY and its output O and is connected to the N number of second output driver element 322 between its output O and earth terminal VSS, and wherein N is more than or equal to 1.Described input I is connected with the output of input comparing unit 310, described output O with export the input of buffer cell 330 and be connected, the output exporting buffer cell 330 is as duty ratio calibration module and the equal output of input module.
The first control switch and PMOS transistor between the output O being connected to power end V/I_SUPPLY and described output driving circuit is comprised in each first output driver element.Concrete, first first exports driver element and comprises the first control switch SW1_0 and PMOS transistor PM1_0, second first exports driver element and comprises the first control switch SW1_1 and PMOS transistor PM1_1,3rd first exports driver element and comprises the first control switch SW1_2 and PMOS transistor PM1_2,, the N number of first exports driver element comprises the first control switch SW1_N-1 and PMOS transistor PM1_N-1.
Comprise in each second output driver element 322 and be connected to nmos pass transistor and the second control switch between output and ground.Concrete, first second exports driver element and comprises the second control switch SW0_0 and nmos pass transistor NM0_0, second second exports driver element and comprises the second control switch SW0_1 and nmos pass transistor NM0_1,3rd second exports driver element and comprises the second control switch SW0_2 and nmos pass transistor NM0_2,, the N number of second exports driver element comprises the second control switch SW1_N-1 and nmos pass transistor NM1_N-1.
Each first PMOS transistor exported in driver element 321 is connected jointly with each second grid exporting the nmos pass transistor of driver element 322, form the input I of this output driving circuit 320, after each first PMOS transistor exported in driver element 321 is connected jointly with each second drain electrode exporting the nmos pass transistor of driver element 322, form the output O of this output driving circuit 320.
The duty ratio calibration control signal that described duty ratio calibration module RX_0 and described input module RX_1 exports based on duty detection circuit 130 controls conducting or the shutoff of the first control switch and the second control switch, thus exports driver element 321 and second by corresponding first and export driver element 322 this output driving circuit 320 of introducing effectively or remove from this output driving circuit 320.The number of the first control switch of conducting is larger, the driving force of its pull-up is also larger, the duty ratio of input signal can be caused to directional distortion bigger than normal, the number of the second control switch of conducting is larger, its drop-down driving force is also larger, and the duty ratio of input signal can be caused to directional distortion less than normal.
Based on such mode, the duty ratio calibration control signal DC that can export according to duty detection circuit adjusts the number of the first control switch and the second control switch conducting, to realize the calibration to described duty ratio calibration module RX_0 and described input module RX_1, be adjusted to 50 percent according to the accounting sky of the output signal of duty ratio calibration module RX_0 output the most at last.Now, the duty ratio of the reference signal of the input of duty ratio calibration module RX_0 is 50 percent, and the duty ratio of its output signal is also 50 percent, and that is, duty ratio calibration module RX_0 does not cause the distortion of the duty ratio of input signal.After calibration, input module RX_1 has the structure identical with duty ratio calibration module RX_0, input module RX_1 does not cause the distortion of the duty ratio of input signal yet, thus eliminate or reduce device the impact that the Duty Cycle Distortion of non-ideal factor on input signal cause such as not mate.
In one embodiment, duty detection circuit 130 detect the duty ratio of the output signal that described duty ratio calibration module RX_0 exports lower than 50 percent time, output duty cycle calibration control signal is with the number of the second control switch of the number and/or minimizing conducting that increase the first control switch of conducting; Duty detection circuit 130 detect the duty ratio of the output signal that described duty ratio calibration module RX_0 exports higher than 50 percent time, output duty cycle calibration control signal is with the number of the second control switch of the number and/or increase conducting that reduce the first control switch of conducting.After locking, described duty ratio calibration module RX_0 controls the first control switch conducting of predetermined number and the second control switch conducting of predetermined number based on duty ratio calibration control signal, and the duty ratio of the output signal of now described duty ratio calibration module RX_0 output approximates greatly 50 percent.Synchronous, described input module RX_1 also can calibrate control signal based on duty ratio and control the first control switch conducting of predetermined number and the second control switch conducting of predetermined number, thus eliminate or reduce device the impact that the Duty Cycle Distortion of non-ideal factor on input signal cause such as not mate.
In the utility model, utilize system self-calibration method to the Duty Cycle Distortion of the input signal reducing input circuit and cause, optimize time margin, thus support higher input circuit operating frequency.The utility model requires to reduce to the matching degree of device, reduces the input capacitance of input circuit, thus can improve incoming frequency, reduce chip area.
In the utility model, " connection ", " being connected ", " company ", " connecing " etc. represent the word be electrically connected, and if no special instructions, then represent direct or indirect electric connection.
It is pointed out that the scope be familiar with person skilled in art and any change that embodiment of the present utility model is done all do not departed to claims of the present utility model.Correspondingly, the scope of claim of the present utility model is also not limited only to previous embodiment.
Claims (8)
1. the input circuit that can compensate the Duty Cycle Distortion of input signal, it is characterized in that, it comprises:
Duty ratio calibration module, its reference signal based on predetermined duty cycle produces output signal;
Duty detection circuit, its input connects the output of described duty ratio calibration module, it detects the duty ratio of the output signal that described duty ratio calibration module exports, and output duty cycle calibrates control signal when the duty ratio of described output signal is not equal to predetermined duty cycle, the duty ratio calibration control signal that wherein duty ratio calibration module exports based on duty detection circuit is calibrated duty ratio calibration module, until the duty ratio of the output signal obtained equals predetermined duty cycle;
Copy the structure of duty ratio calibration module and the input module that formed, its duty ratio calibration control signal also exported based on duty detection circuit is calibrated input module.
2. the input circuit that can compensate the Duty Cycle Distortion of input signal according to claim 1, is characterized in that, described predetermined duty cycle is 50 percent,
Described input circuit also includes:
Reference voltage generating circuit, it produces reference voltage signal;
Reference signal produces circuit, and it produces the reference signal of predetermined duty cycle,
Wherein, the first input end of duty ratio calibration module is connected with the reference signal of described predetermined duty cycle, second input receives described reference voltage signal, its more described reference signal and described reference voltage signal also export the output signal representing comparative result, the first input end of described input module is connected with described desired input signals, second input receives described reference voltage signal, and its more described desired input signals and described reference voltage signal also export the target output signal representing comparative result;
The duty ratio calibration control signal that duty ratio calibration module exports based on duty detection circuit adjusts and obtains one group of duty ratio calibration parameter, based on adjusting the duty ratio calibration parameter obtained, duty ratio calibration module is calibrated, under the continuous adjustment based on duty ratio calibration control signal, obtain one group of final duty ratio calibration parameter, the duty ratio of based on this group final duty ratio calibration parameter duty ratio calibration module being calibrated to the output signal that it is exported equals predetermined duty cycle.
3. the input circuit that can compensate the Duty Cycle Distortion of input signal according to claim 1, it is characterized in that, duty detection circuit comprises buffer, inverter, the first resistance, the second resistance, the first electric capacity, the second electric capacity, comparator and control unit
The input of described buffer is connected with the input of inverter, and the input of described buffer and described inverter receives the output signal exported from duty ratio calibration module;
The output of buffer is connected with earth terminal with the first electric capacity via the first resistance successively,
The output of inverter is connected with earth terminal with the second electric capacity via the second resistance successively,
First resistance is connected with the first input end of comparator with the link of the first electric capacity,
Second resistance is connected with the second input of comparator with the link of the second electric capacity, and the output of comparator is connected with the input of control unit,
The described control unit comparative result output duty cycle that device exports based on the comparison calibrates control signal.
4. the input circuit that can compensate the Duty Cycle Distortion of input signal according to claim 1, is characterized in that,
Duty ratio calibration module and input module have included output driving circuit, this output driving circuit comprises input, is connected to the multiple first output driver element between power end and its output and is connected to the multiple second output driver elements between its output and ground
The first control switch and PMOS transistor between the output being connected to power end and described output driving circuit is comprised in each first output driver element, comprise in each second output driver element and be connected to nmos pass transistor and the second control switch between output and ground, each first PMOS transistor exported in driver element is connected jointly with each second grid exporting the nmos pass transistor of driver element, form the input of this output driving circuit, after each first PMOS transistor exported in driver element is connected jointly with each second drain electrode exporting the nmos pass transistor of driver element, form the output of this output driving circuit, by controlling the conducting of the first control switch and the second control switch or turning off and can export driver element and second by first of its place and export driver element this output driving circuit of introducing effectively or remove from this output driving circuit,
The first control switch of conducting and the number of the second control switch in duty ratio calibration module and input module is controlled, to realize the calibration to duty ratio calibration module and input module based on duty ratio calibration control signal.
5. the input circuit that can compensate the Duty Cycle Distortion of input signal according to claim 4, is characterized in that,
Described duty ratio calibration module and input module all also include output buffer cell, and the input of this output buffer cell is connected with the output of described output driving circuit, and its output is as duty ratio calibration module and the equal output of input module.
6. the input circuit that can compensate the Duty Cycle Distortion of input signal according to claim 4, is characterized in that,
When duty detection circuit detects the duty ratio of the output signal that described duty ratio calibration module exports lower than predetermined duty cycle, output duty cycle calibration control signal is with the number of the second control switch of the number and/or minimizing conducting that increase the first control switch of conducting;
When duty detection circuit detects the duty ratio of the output signal that described duty ratio calibration module exports higher than predetermined duty cycle, output duty cycle calibration control signal is with the number of the second control switch of the number and/or increase conducting that reduce the first control switch of conducting.
7. the input circuit that can compensate the Duty Cycle Distortion of input signal according to claim 4, is characterized in that,
Described duty ratio calibration module and input module all also include input comparing unit, the first input end of described input comparing unit connects reference signal or the desired input signals of predetermined duty cycle, second input of described input comparing unit connects a reference voltage signal, and the output of this input comparing unit is connected with the input of described output driving circuit.
8. the input circuit that can compensate the Duty Cycle Distortion of input signal according to claim 7, is characterized in that,
Described input comparing unit comprises PMOS transistor MP0 and MP1, nmos pass transistor MN0, MN1, MN0B and MN1B,
PMOS transistor MP0 is connected with power end with MP1 source electrode, and the drain electrode of PMOS transistor MP0 is connected with the drain electrode of nmos pass transistor MN0, and the drain electrode of PMOS transistor MP1 is connected with the drain electrode of nmos pass transistor MN1,
Nmos pass transistor MN0, MN1, MN0B are connected with earth terminal with the source electrode of MN1B, the drain electrode of nmos pass transistor MN0B is connected with the grid of the drain electrode of nmos pass transistor MN0 and nmos pass transistor MN1B, the drain electrode of nmos pass transistor MN1B is connected with the grid of the drain electrode of nmos pass transistor MN1 and nmos pass transistor MN0B
As the first input end of described input comparing unit after the grid of PMOS transistor MP0 is connected with the grid of nmos pass transistor MN0,
As the second input of described input comparing unit after the grid of PMOS transistor MP1 is connected with the grid of nmos pass transistor MN1,
The node that the drain electrode of PMOS transistor MP1 is connected with the drain electrode of nmos pass transistor MN1 is the output inputting comparing unit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520341844.2U CN204578496U (en) | 2015-05-25 | 2015-05-25 | The input circuit that can compensate the Duty Cycle Distortion of input signal |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520341844.2U CN204578496U (en) | 2015-05-25 | 2015-05-25 | The input circuit that can compensate the Duty Cycle Distortion of input signal |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN204578496U true CN204578496U (en) | 2015-08-19 |
Family
ID=53871084
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201520341844.2U Withdrawn - After Issue CN204578496U (en) | 2015-05-25 | 2015-05-25 | The input circuit that can compensate the Duty Cycle Distortion of input signal |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN204578496U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104836548A (en) * | 2015-05-25 | 2015-08-12 | 灿芯半导体(上海)有限公司 | Input circuit compensating duty ratio distortion of input signal |
| CN111273726A (en) * | 2018-12-05 | 2020-06-12 | 锐迪科（重庆）微电子科技有限公司 | Duty ratio deviation compensation circuit, method and chip |
-
2015
- 2015-05-25 CN CN201520341844.2U patent/CN204578496U/en not_active Withdrawn - After Issue
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104836548A (en) * | 2015-05-25 | 2015-08-12 | 灿芯半导体(上海)有限公司 | Input circuit compensating duty ratio distortion of input signal |
| CN104836548B (en) * | 2015-05-25 | 2017-11-10 | 灿芯半导体(上海)有限公司 | The input circuit that the Duty Cycle Distortion of input signal can be compensated |
| CN111273726A (en) * | 2018-12-05 | 2020-06-12 | 锐迪科（重庆）微电子科技有限公司 | Duty ratio deviation compensation circuit, method and chip |
| CN111273726B (en) * | 2018-12-05 | 2021-06-29 | 锐迪科（重庆）微电子科技有限公司 | Duty ratio deviation compensation circuit, method and chip |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100379112C (en) | Average current type current-equalizing circuit and its formed power supply and power supply system | |
| US10248177B2 (en) | Droop detection and regulation for processor tiles | |
| CN104391534B (en) | High-precision low difference voltage regulator | |
| CN205563344U (en) | Voltage control circuit and portable electronic equipment | |
| CN201234205Y (en) | Parallel current equalizing control circuit, electric power module and electric power system constituted thereby | |
| CN101533285B (en) | A reference voltage buffer circuit | |
| CN104836548A (en) | Input circuit compensating duty ratio distortion of input signal | |
| CN103841728B (en) | Multichannel loading balanced steady flow control circuit, corresponding electrical combination and control method | |
| CN106464133B (en) | Feedover biasing circuit | |
| CN204576331U (en) | Low difference voltage regulator | |
| CN204578496U (en) | The input circuit that can compensate the Duty Cycle Distortion of input signal | |
| US9946278B2 (en) | Droop detection for low-dropout regulator | |
| TW201509130A (en) | Systems and methods for data receipt from devices of disparate types | |
| CN105207658B (en) | Output buffer | |
| CN105071809A (en) | Background corrected complementary current circuit, switching circuit and current-mode digital analog converter | |
| CN104796123A (en) | Nonconstant bias low-power-consumption continuous time comparator for performance improvement at turning point | |
| CN110007707A (en) | Low pressure difference linear voltage regulator and system | |
| CN103592990A (en) | Linear voltage-stabilized power supply and voltage regulating method thereof | |
| CN115528787A (en) | Control loop accelerating circuit | |
| CN101409550A (en) | Control circuit and method for output voltage turning rate | |
| CN203942669U (en) | Equalizing control circuit and corresponding circuit combination | |
| US20120229197A1 (en) | Semiconductor device | |
| US9768630B2 (en) | Real time compensating power output charging circuit | |
| US10509428B1 (en) | Circuit with multiple voltage scaling power switches | |
| CN105049053A (en) | Complementary current circuit, switch circuit and current digital-to-analog converter of foreground correction |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| AV01 | Patent right actively abandoned |
Granted publication date: 20150819 Effective date of abandoning: 20171110 |
|
| AV01 | Patent right actively abandoned |