CN204331581U - A kind of for the deck of card system and the connecting circuit of computing machine - Google Patents

A kind of for the deck of card system and the connecting circuit of computing machine Download PDF

Info

Publication number
CN204331581U
CN204331581U CN201420740016.1U CN201420740016U CN204331581U CN 204331581 U CN204331581 U CN 204331581U CN 201420740016 U CN201420740016 U CN 201420740016U CN 204331581 U CN204331581 U CN 204331581U
Authority
CN
China
Prior art keywords
diode
deck
computing machine
resistance
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201420740016.1U
Other languages
Chinese (zh)
Inventor
张澜
李浩铭
龙宁
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Guizhou Jing Cheng Fu Technology Co., Ltd.
Original Assignee
Chengdu Zhongyuanxin Electronic Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chengdu Zhongyuanxin Electronic Technology Co Ltd filed Critical Chengdu Zhongyuanxin Electronic Technology Co Ltd
Priority to CN201420740016.1U priority Critical patent/CN204331581U/en
Application granted granted Critical
Publication of CN204331581U publication Critical patent/CN204331581U/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Power Sources (AREA)

Abstract

The utility model discloses a kind of for the deck of card system and the connecting circuit of computing machine, comprise power supply, the first diode to the 7th diode, the first resistance to the CPU of the 5th resistance, deck, computing machine, triode, the first electric capacity to the 4th electric capacity, the first integrated regulator and the second integrated regulator, when inserting without card, second card test line end of deck is high level, when there being card to insert, second card test line end of deck tests line end short circuit because blocking with first of deck, and the second card test line end of deck is low level.In the utility model, the first diode to the 6th diode is used for preventing this connecting circuit from occurring transient overvoltage phenomenon, this circuit is powered and is adopted the mode of independent current source, and be controlled by the CPU of computing machine, when the P16 port of the CPU of computing machine is low level, then cut off the power supply to IC-card seat, make this circuit have the low feature of power consumption.

Description

A kind of for the deck of card system and the connecting circuit of computing machine
Technical field
The utility model relates to the connecting circuit of a kind of deck and computing machine, particularly relates to a kind of for the deck of card system and the connecting circuit of computing machine.
Background technology
Card system has four processes usually: smart card, deck, computer techno-stress, smart card should have read-write capability, there are enough storage spaces, and several regions can be divided into, each region can realize a kind of purposes, smart card must have absolute security simultaneously, deck comprises various card reader or read-write controller, can according to different places, select different decks, deck also should have excellent reliability and security simultaneously, network can according to the existing network condition of user, the plan of geographic position and all-purpose card information flow, select suitable network structure, easily there is transient overvoltage phenomenon in the connecting circuit of a kind of deck for card system of tradition and computing machine, and there is the high problem of power consumption.
Utility model content
The purpose of this utility model is just to provide a kind of for the deck of card system and the connecting circuit of computing machine to solve the problem.
In order to achieve the above object, the utility model have employed following technical scheme:
A kind of for the deck of card system and the connecting circuit of computing machine, comprise power supply, first diode is to the 7th diode, first resistance is to the 5th resistance, deck, the CPU of computing machine, triode, first electric capacity is to the 4th electric capacity, first integrated regulator and the second integrated regulator, the positive pole of described power supply respectively with the negative pole of described first diode, the negative pole of described 3rd diode, the negative pole of described 5th diode, the input end of described first integrated regulator is connected with the input end of described second integrated regulator, the positive pole of described first diode respectively with the negative pole of described second diode, the P12 port of the CPU of described computing machine, the first end of described 3rd resistance is connected with the input end of clock of deck, the positive pole of described second diode respectively with the positive pole of described 4th diode, the earth terminal of described deck is connected rear ground connection with the positive pole of the 6th diode, the positive pole of described 3rd diode respectively with the negative pole of described 4th diode, the P11 port of the CPU of described computing machine, the first end of described second resistance is connected with the reset terminal of described deck, the positive pole of described 5th diode respectively with the negative pole of described 6th diode, the P10 port of the CPU of described computing machine, described first resistance is connected with the FPDP of described deck, the input end of the CPU of described computing machine and second of described deck blocks to be tested line end and is connected, first card p-wire end ground connection of described deck, the power end of described deck respectively with the second end of described first resistance, second end of described second resistance, second end of described 3rd resistance, the collector of described triode is connected with the first end of described first electric capacity, the base stage of described triode is connected with the first end of described 4th resistance, described second end of the 4th resistance is connected with the P17 port of the CPU of described computing machine, the P16 port of the CPU of described computing machine is connected with the first end of described 5th resistance and the negative pole of described 7th diode respectively, the positive pole of described 7th diode respectively with the emitter of described triode, the output terminal of described second integrated regulator is connected with the first end of described second electric capacity, second end ground connection of described 5th resistance, the power end of the CPU of described computing machine respectively with the first end of described 4th electric capacity, the first end of described 3rd electric capacity is connected with the output terminal of described first integrated regulator, second end of described 4th electric capacity respectively with the second end of described 3rd electric capacity, the earth terminal of described first integrated regulator, the earth terminal of described second integrated regulator, second end of described second electric capacity is connected rear ground connection with the second end of described first electric capacity.
In said structure, first diode to the 6th diode is used for preventing this connecting circuit from occurring transient overvoltage phenomenon, this circuit is powered and is adopted the mode of independent current source, and be controlled by the CPU of computing machine, when the P16 port of the CPU of computing machine is low level, then cut off the power supply to deck, make this circuit have the low feature of power consumption.
The beneficial effects of the utility model are:
The utility model is a kind of for the deck of card system and the connecting circuit of computing machine, in this connecting circuit, the first diode to the 6th diode is used for preventing this connecting circuit from occurring transient overvoltage phenomenon, this circuit is powered and is adopted the mode of independent current source, and be controlled by the CPU of computing machine, when the P16 port of the CPU of computing machine is low level, then cut off the power supply to deck, make this circuit have the low feature of power consumption.
Accompanying drawing explanation
Fig. 1 is that the utility model is a kind of for the deck of card system and the connecting circuit figure of computing machine.
Embodiment
Below in conjunction with accompanying drawing, the utility model is described in further detail:
As shown in Figure 1, the utility model is a kind of for the deck of card system and the connecting circuit of computing machine, comprises power supply, first diode D1 is to the 7th diode D7, first resistance R1 is to the 5th resistance R5, deck Q, the CPU IC1 of computing machine, triode VT, first electric capacity C1 is to the 4th electric capacity C4, first integrated regulator IC2 and the second integrated regulator IC2, the positive pole of power supply respectively with the negative pole of the first diode D1, the negative pole of the 3rd diode D3, the negative pole of the 5th diode D5, the input end of the first integrated regulator IC2 is connected with the input end of the second integrated regulator IC2, the positive pole of the first diode D1 respectively with the negative pole of the second diode D2, the P12 port of the CPU IC1 of computing machine, the first end of the 3rd resistance R3 is connected with the input end of clock of deck Q, the positive pole of the second diode D2 respectively with the positive pole of the 4th diode D4, ground connection after the earth terminal of deck Q is connected with the positive pole of the 6th diode D6, the positive pole of the 3rd diode D3 respectively with the negative pole of the 4th diode D4, the P11 port of the CPU IC1 of computing machine, the first end of the second resistance R2 is connected with the reset terminal of deck Q, the positive pole of the 5th diode D5 respectively with the negative pole of the 6th diode D6, the P10 port of the CPU IC1 of computing machine, first resistance R1 is connected with the FPDP of deck Q, and the input end of the CPU IC1 of computing machine and second of deck Q blocks to be tested line end and be connected, the first card p-wire end ground connection of deck Q, the power end of deck Q respectively with second end of the first resistance R1, second end of the second resistance R2, second end of the 3rd resistance R3, the collector of triode VT is connected with the first end of the first electric capacity C1, the base stage of triode VT is connected with the first end of the 4th resistance R4, second end of the 4th resistance R4 is connected with the P17 port of the CPUIC1 of computing machine, the P16 port of the CPU IC1 of computing machine is connected with the first end of the 5th resistance R5 and the negative pole of the 7th diode D7 respectively, the positive pole of the 7th diode D7 respectively with the emitter of triode VT, the output terminal of the second integrated regulator IC2 is connected with the first end of the second electric capacity C2, the second end ground connection of the 5th resistance R5, the power end of the CPU IC1 of computing machine respectively with the first end of the 4th electric capacity C4, the first end of the 3rd electric capacity C3 is connected with the output terminal of the first integrated regulator IC2, second end of the 4th electric capacity C4 respectively with second end of the 3rd electric capacity C3, the earth terminal of the first integrated regulator IC2, the earth terminal of the second integrated regulator IC2, second end of the second electric capacity C2 is connected rear ground connection with second end of the first electric capacity C1.
Principle of work of the present utility model is as follows:
When inserting without card, the second card test line end of deck Q is high level, when there being card to insert, the second card test line end of deck Q tests line end short circuit because blocking with first of deck Q, the second card test line end of deck Q is low level, the phenomenon of first diode D1 to the 6th diode D6 for preventing circuit from occurring transient overvoltage, this circuit is powered and is adopted the mode of independent current source, and be controlled by the CPU IC1 of computing machine, when the P16 port of the CPU IC1 of computing machine is low level, then cut off the power supply to IC-card seat.

Claims (1)

1. one kind for the deck of card system and the connecting circuit of computing machine, it is characterized in that: comprise power supply, first diode is to the 7th diode, first resistance is to the 5th resistance, deck, the CPU of computing machine, triode, first electric capacity is to the 4th electric capacity, first integrated regulator and the second integrated regulator, the positive pole of described power supply respectively with the negative pole of described first diode, the negative pole of described 3rd diode, the negative pole of described 5th diode, the input end of described first integrated regulator is connected with the input end of described second integrated regulator, the positive pole of described first diode respectively with the negative pole of described second diode, the P12 port of the CPU of described computing machine, the first end of described 3rd resistance is connected with the input end of clock of deck, the positive pole of described second diode respectively with the positive pole of described 4th diode, the earth terminal of described deck is connected rear ground connection with the positive pole of the 6th diode, the positive pole of described 3rd diode respectively with the negative pole of described 4th diode, the P11 port of the CPU of described computing machine, the first end of described second resistance is connected with the reset terminal of described deck, the positive pole of described 5th diode respectively with the negative pole of described 6th diode, the P10 port of the CPU of described computing machine, described first resistance is connected with the FPDP of described deck, the input end of the CPU of described computing machine and second of described deck blocks to be tested line end and is connected, first card p-wire end ground connection of described deck, the power end of described deck respectively with the second end of described first resistance, second end of described second resistance, second end of described 3rd resistance, the collector of described triode is connected with the first end of described first electric capacity, the base stage of described triode is connected with the first end of described 4th resistance, described second end of the 4th resistance is connected with the P17 port of the CPU of described computing machine, the P16 port of the CPU of described computing machine is connected with the first end of described 5th resistance and the negative pole of described 7th diode respectively, the positive pole of described 7th diode respectively with the emitter of described triode, the output terminal of described second integrated regulator is connected with the first end of described second electric capacity, second end ground connection of described 5th resistance, the power end of the CPU of described computing machine respectively with the first end of described 4th electric capacity, the first end of described 3rd electric capacity is connected with the output terminal of described first integrated regulator, second end of described 4th electric capacity respectively with the second end of described 3rd electric capacity, the earth terminal of described first integrated regulator, the earth terminal of described second integrated regulator, second end of described second electric capacity is connected rear ground connection with the second end of described first electric capacity.
CN201420740016.1U 2014-11-29 2014-11-29 A kind of for the deck of card system and the connecting circuit of computing machine Expired - Fee Related CN204331581U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201420740016.1U CN204331581U (en) 2014-11-29 2014-11-29 A kind of for the deck of card system and the connecting circuit of computing machine

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201420740016.1U CN204331581U (en) 2014-11-29 2014-11-29 A kind of for the deck of card system and the connecting circuit of computing machine

Publications (1)

Publication Number Publication Date
CN204331581U true CN204331581U (en) 2015-05-13

Family

ID=53167916

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201420740016.1U Expired - Fee Related CN204331581U (en) 2014-11-29 2014-11-29 A kind of for the deck of card system and the connecting circuit of computing machine

Country Status (1)

Country Link
CN (1) CN204331581U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104407679A (en) * 2014-11-29 2015-03-11 成都中远信电子科技有限公司 Connection circuit for card holder of e-card system and computer

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104407679A (en) * 2014-11-29 2015-03-11 成都中远信电子科技有限公司 Connection circuit for card holder of e-card system and computer

Similar Documents

Publication Publication Date Title
CN204290268U (en) A kind of protective circuit
CN204331581U (en) A kind of for the deck of card system and the connecting circuit of computing machine
CN204906185U (en) Constant voltage power supply
CN204556715U (en) A kind of zero cross detection circuit and convertible frequency air-conditioner
CN207766145U (en) A kind of MCU power supply circuits and electronic equipment
CN203659000U (en) Multi-USB-interface-type compatible interface circuit and intelligent information terminal
CN203661030U (en) Electrical level switching circuit and circuit board having same
CN209046315U (en) A kind of lithium electricity charging anti-back flow circuit
CN204719477U (en) A kind of microcontroller power supply
CN104407679A (en) Connection circuit for card holder of e-card system and computer
CN204288116U (en) A kind of computer battery overvoltage and reversal connection warning circuit
CN204668922U (en) A kind of module power supply short-circuit protective circuit
CN205103346U (en) IC -card emulation testing arrangement with level protect function
CN207215948U (en) A kind of USB load detecting circuits
CN204495765U (en) Fruit and vegetables corrosion protection pick-up unit
CN203870606U (en) Circuit capable of keeping function memory before power down
CN205103347U (en) IC -card simulation tests system
CN204288206U (en) A kind of watchdog circuit with defencive function
CN208572051U (en) A kind of reset circuit of MCU
CN204206362U (en) A kind of 3D glasses control circuit
CN203490695U (en) Serial port switching circuit for computer
CN202351309U (en) Voltage comparison circuit
CN203644033U (en) Multifunctional data converter
CN207200256U (en) A kind of current foldback circuit
CN205103348U (en) IC -card simulation tests system with level protect function

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20160527

Address after: 550002 4F-A5, Guiyang New World Digital Plaza, 20 Zhonghua Road, Nanming District, Guizhou, Guiyang

Patentee after: Guizhou Jing Cheng Fu Technology Co., Ltd.

Address before: High tech Zone Tianchen road Chengdu City, Sichuan province 610041 No. 88

Patentee before: Chengdu Zhongyuanxin Electronic Technology Co., Ltd.

CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20150513

Termination date: 20161129