CN204287486U - A kind of Beidou subscriber machine circuit checker - Google Patents

A kind of Beidou subscriber machine circuit checker Download PDF

Info

Publication number
CN204287486U
CN204287486U CN201420829274.7U CN201420829274U CN204287486U CN 204287486 U CN204287486 U CN 204287486U CN 201420829274 U CN201420829274 U CN 201420829274U CN 204287486 U CN204287486 U CN 204287486U
Authority
CN
China
Prior art keywords
module
fpga
slave computer
circuit
interface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201420829274.7U
Other languages
Chinese (zh)
Inventor
火星
彭建怡
张文泉
李国栋
李哲
田海雷
王向进
孙平
王向阳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to CN201420829274.7U priority Critical patent/CN204287486U/en
Application granted granted Critical
Publication of CN204287486U publication Critical patent/CN204287486U/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The utility model relates to a kind of Beidou subscriber machine circuit checker, comprises host computer, slave computer, data collecting card and test adaptor; Data collecting card is connected with host computer; Slave computer comprises slave computer main control module, power module, interface module; Interface module is connected with slave computer main control module, power module respectively; Power module is connected with slave computer main control module with interface module respectively; The interface module of slave computer is connected with host computer and data collecting card respectively; The interface module of slave computer is connected with detected object by test adaptor; Slave computer main control module comprises radio circuit, signal conversion module, clock distribution circuit, FPGA module, memory cell.The utility model adopts unitized design philosophy, has built Beidou subscriber machine circuit checker, has been with good expansibility, and versatility is good, easy and simple to handle.

Description

A kind of Beidou subscriber machine circuit checker
Technical field
The utility model belongs to instrument and meter and automatic detection system field, relates to Beidou subscriber machine circuit checker.
Background technology
Beidou subscriber machine is Beidou satellite navigation system user terminal, realizing carrier location, having the functions such as quick position, message communication and time service, being widely used in military affairs, fishery, traffic etc. by receiving Beidou satellite navigation signal.Due to applied range, type kind is very many, adds principle complexity, circuit level is high, and causing trouble Measuring error difficulty is large, and breaking down can only depot repair, considerably increases maintenance cost.During fault detect, each producer generally needs by there being experience, the maintenance personal that is skilled in technique utilizes production frock to test to subscriber computer, better to specific model subscriber computer effect, but versatility is poor.
Utility model content
For solving the problems of the technologies described above, the utility model provides a kind of Beidou subscriber machine circuit checker.
The technical scheme that the utility model adopts is: a kind of Beidou subscriber machine circuit checker, comprises host computer, slave computer, data collecting card and test adaptor; Data collecting card is connected with host computer;
Slave computer comprises slave computer main control module, power module, interface module; Interface module is connected with slave computer main control module, power module respectively; Power module is connected with slave computer main control module with interface module respectively;
The interface module of slave computer is connected with host computer and data collecting card respectively;
The interface module of slave computer is connected with detected object by test adaptor;
Slave computer main control module comprises radio circuit, signal conversion module, clock distribution circuit, FPGA module, memory cell; FPGA module is connected with memory cell;
Signal conversion module is connected with radio circuit and FPGA module respectively;
Clock distribution circuit is connected with signal conversion module and FPGA module respectively;
Interface module is connected with radio circuit and FPGA module respectively.
On the basis of technique scheme, the utility model can also do following improvement.
Further, described test adaptor is provided with the detection interface adapted with detected object, described test adaptor is connected with detected object by detecting interface, and described test adaptor is connected with interface module by the communication cable be connected with detection interface.
Further, described radio circuit draws together transmission channel, frequency synthesizer, receiving cable; Described frequency synthesizer is connected with described transmission channel, receiving cable respectively;
Described FPGA module comprises FPGA and configuration circuit, and described FPGA is connected with described configuration circuit;
Described signal conversion module comprises DAC module and ADC module;
Described clock distribution circuit is connected with described DAC module, ADC module and FPGA respectively;
Described DAC module is connected with described FPGA and transmission channel respectively;
Described ADC module is connected with described receiving cable and FPGA respectively.
Further, described slave computer main control module also comprises USB3.0 module; Described USB3.0 module is connected with described FPGA and described interface module respectively.
Further, described memory cell is DDR2 module, and described DDR2 module comprises two panels independently DDR2 chip.
Further, described ADC module comprises two panels double channel A/D C chip.
Further, described DAC module comprises four DAC chip, and so that wherein a slice DAC chip is for main equipment, its excess-three sheet is from equipment, from device synchronization to main equipment.
Further, described host computer is connected with peripherals; Described peripherals comprises display screen, solid state hard disc and PS2 input equipment.
Further, described power module is provided with overvoltage crowbar and current foldback circuit.
The beneficial effects of the utility model are: the utility model adopts unitized design philosophy, have built Beidou subscriber machine circuit checker, have been with good expansibility, and versatility is good, easy and simple to handle.
Accompanying drawing explanation
Fig. 1 is a kind of Beidou subscriber machine circuit checker structural representation of the present utility model;
Fig. 2 is the slave computer specific embodiment structural representation of a kind of Beidou subscriber machine circuit checker of the present utility model.
Embodiment
Be described principle of the present utility model and feature below in conjunction with accompanying drawing, example, only for explaining the utility model, is not intended to limit scope of the present utility model.
Fig. 1 is a kind of Beidou subscriber machine circuit checker of the utility model structural representation, and as shown in Figure 1, a kind of Beidou subscriber machine circuit checker, comprises host computer, slave computer, data collecting card and test adaptor; Data collecting card is connected with host computer; Slave computer comprises slave computer main control module, power module, interface module;
Power module is connected with slave computer main control module with interface module respectively; Power module is used for the voltage input provided through interface module from external power source to convert; produce all kinds of voltages needed for slave computer main control module; power module is provided with overvoltage crowbar and current foldback circuit, has certain over-voltage over-current protection function.Slave computer main control module comprises radio circuit, signal conversion module, clock distribution circuit, FPGA module, memory cell; FPGA module is connected with memory cell; Signal conversion module is connected with radio circuit and FPGA module respectively; Clock distribution circuit is connected with signal conversion module and FPGA module respectively; Clock distribution module is FPGA, signal conversion module provides synchronizing clock signals.The interface module of slave computer is connected with host computer and data collecting card respectively; The interface module of slave computer is connected with detected object by test adaptor, and meanwhile, interface module is also connected with radio circuit and FPGA module respectively.
Detected object can be complete machine in Beidou subscriber machine, antenna, radio-frequency module, signal-processing board, information processing board, power module etc., because these circuit board function differences are larger, external interface is inconsistent, therefore, test adaptor is provided with the dedicated test interface for each detected object, detected object is connected in test adaptor by dedicated test interface, is connected by communication cable by test adaptor with the interface module of slave computer.
Fig. 2 is the slave computer specific embodiment structural representation of a kind of Beidou subscriber machine circuit checker of the utility model, and as shown in Figure 2, in this specific embodiment, the FPGA module of slave computer comprises FPGA and configuration circuit, and FPGA is connected with configuration circuit; Configuration circuit is for realizing the value-added tax function that powers on of FPGA, and FPGA is used for realizing data acquisition, data buffer storage, Digital Down Convert and peripheral hardware and controls or configuration.FPGA is connected with memory module and USB3.0 module; Memory module adopts DDR2 module, and for realizing data buffer storage, DDR2 module comprises the plug-in two panels DDR2 chip of FPGA in the present embodiment, and the two panels DDR2 chip adopted is independent, is independent of each other; USB3.0 module comprises USB3.0 interface driver chip, and this module is connected with FPGA, for realizing the transmitting-receiving of high-speed data.
Radio circuit is mainly used in the transmitting-receiving of radiofrequency signal in Beidou subscriber machine Function detection, and radio circuit comprises transmission channel, frequency synthesizer, receiving cable; Receiving cable is used for the radiofrequency signal received to carry out merit and divides and obtain analog if signal with down coversion; Transmission channel then realizes the inverse process of receiving cable; Frequency synthesizer is for generation of the local oscillation signal of frequency conversion, and frequency synthesizer is connected with transmission channel, receiving cable respectively.
Signal conversion module comprises DAC module and ADC module; The receiving cable of ADC model calling radio circuit, carries out digitized processing for the analog if signal exported by radio circuit receiving cable, and the signal after process is directly exported to FPGA, and ADC module comprises two panels double channel A/D C chip.DAC module connects the transmission channel of radio circuit, changes into analog if signal, the analog if signal of generation is exported to the transmission channel of radio frequency for the digital signal exported by FPGA; DAC module comprises four DAC chip, and these four DAC chip are independent mutually, and synchronous working, so that wherein a slice DAC chip is for main equipment, its excess-three sheet is from equipment, from device synchronization to main equipment.
Below for the test process to the signal processing circuit board in Beidou subscriber machine, illustrate the course of work of the present utility model.
Signal processing circuit board to be detected is plugged on the dedicated test interface of the utility model test adaptor, be configured by PC control FPGA, FPGA module is made to generate the modulation signal of signal processing circuit board test, this modulation signal sends radio circuit to through signal conversion module, carry out modulation by radio circuit and become intermediate-freuqncy signal, this intermediate-freuqncy signal sends signal-processing board to be detected to through interface module and test adaptor, signal-processing board to be detected is produced encourage and export response results, test adaptor is passed through in the response that signal-processing board exports, host computer is exported to through serial port circuit after interface module, fault diagnosis is carried out by host computer, judge its duty.
The utility model adopts unitized design philosophy, has built Beidou subscriber machine circuit checker, has been with good expansibility, and versatility is good, easy and simple to handle.
The foregoing is only preferred embodiment of the present utility model, not in order to limit the utility model, all within spirit of the present utility model and principle, any amendment done, equivalent replacement, improvement etc., all should be included within protection domain of the present utility model.

Claims (9)

1. a Beidou subscriber machine circuit checker, is characterized in that, comprises host computer, slave computer, data collecting card and test adaptor; Data collecting card is connected with host computer;
Slave computer comprises slave computer main control module, power module, interface module; Interface module is connected with slave computer main control module, power module respectively; Power module is connected with slave computer main control module with interface module respectively;
The interface module of slave computer is connected with host computer and data collecting card respectively;
The interface module of slave computer is connected with detected object by test adaptor;
Slave computer main control module comprises radio circuit, signal conversion module, clock distribution circuit, FPGA module, memory cell; FPGA module is connected with memory cell;
Signal conversion module is connected with radio circuit and FPGA module respectively;
Clock distribution circuit is connected with signal conversion module and FPGA module respectively;
Interface module is connected with radio circuit and FPGA module respectively.
2. a kind of Beidou subscriber machine circuit checker according to claim 1, it is characterized in that: described test adaptor is provided with the detection interface adapted with detected object, described test adaptor is connected with detected object by detecting interface, and described test adaptor is connected with interface module by the communication cable be connected with detection interface.
3. a kind of Beidou subscriber machine circuit checker according to claim 1 and 2, is characterized in that:
Described radio circuit draws together transmission channel, frequency synthesizer, receiving cable; Described frequency synthesizer is connected with described transmission channel, receiving cable respectively;
Described FPGA module comprises FPGA and configuration circuit, and described FPGA is connected with described configuration circuit;
Described signal conversion module comprises DAC module and ADC module;
Described clock distribution circuit is connected with described DAC module, ADC module and FPGA respectively;
Described DAC module is connected with described FPGA and transmission channel respectively;
Described ADC module is connected with described receiving cable and FPGA respectively.
4. a kind of Beidou subscriber machine circuit checker according to claim 3, is characterized in that: described slave computer main control module also comprises USB3.0 module; Described USB3.0 module is connected with described FPGA and described interface module respectively.
5. a kind of Beidou subscriber machine circuit checker according to claim 3, is characterized in that: described memory cell is DDR2 module, described DDR2 module comprises two panels independently DDR2 chip.
6. a kind of Beidou subscriber machine circuit checker according to claim 3, is characterized in that: described ADC module comprises two panels double channel A/D C chip.
7. a kind of Beidou subscriber machine circuit checker according to claim 3, is characterized in that: described DAC module comprises four DAC chip, and so that wherein a slice DAC chip is for main equipment, its excess-three sheet is from equipment, from device synchronization to main equipment.
8. a kind of Beidou subscriber machine circuit checker according to claim 1 and 2, is characterized in that: described host computer is connected with peripherals; Described peripherals comprises display screen, solid state hard disc and PS2 input equipment.
9. a kind of Beidou subscriber machine circuit checker according to claim 1 and 2, is characterized in that: described power module is provided with overvoltage crowbar and current foldback circuit.
CN201420829274.7U 2014-12-24 2014-12-24 A kind of Beidou subscriber machine circuit checker Expired - Fee Related CN204287486U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201420829274.7U CN204287486U (en) 2014-12-24 2014-12-24 A kind of Beidou subscriber machine circuit checker

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201420829274.7U CN204287486U (en) 2014-12-24 2014-12-24 A kind of Beidou subscriber machine circuit checker

Publications (1)

Publication Number Publication Date
CN204287486U true CN204287486U (en) 2015-04-22

Family

ID=52870635

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201420829274.7U Expired - Fee Related CN204287486U (en) 2014-12-24 2014-12-24 A kind of Beidou subscriber machine circuit checker

Country Status (1)

Country Link
CN (1) CN204287486U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106771710A (en) * 2016-11-15 2017-05-31 中国电子科技集团公司第四十研究所 A kind of modular vector network analyzer and its implementation

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106771710A (en) * 2016-11-15 2017-05-31 中国电子科技集团公司第四十研究所 A kind of modular vector network analyzer and its implementation

Similar Documents

Publication Publication Date Title
CN111965447B (en) Hardware configurable analog signal comprehensive test system
CN101504428A (en) Electronic measurement method and multifunctional electronic measuring instrument
CN204287486U (en) A kind of Beidou subscriber machine circuit checker
CN104516003A (en) Beidou user receiver circuit detecting device and method
CN202275108U (en) Thunder peak voltage on-line recorder
CN204008864U (en) Power-frequency earthing impedance instrument
CN204068425U (en) Intelligent substation telecontrol communication machine
CN204439742U (en) Low-voltage network line identification device
CN205176206U (en) Frequency conversion series resonance ac voltage withstand test test device
CN203259821U (en) Portable type industrial wireless interference acquisition reappearing device
CN201898511U (en) Dedicated error code tester for 155Mb/s-300Mb/s optical module
CN207148289U (en) A kind of wireless mobile oil machine collector
CN207817134U (en) A kind of circuit recording network distribution device
CN203276525U (en) Embedded test system convenient for near-field data transmission
CN204331014U (en) Electric energy meter event acquisition test fixture
CN203872359U (en) TD-LTE sweep generator
CN205608487U (en) Communication equipment comprehensive testing platform based on total line transmission of CPCI
CN205160537U (en) A processing circuit for radio comprehensive tester
CN202870206U (en) Fault oscilloscope of coal mine electric system
CN202339374U (en) Novel lightning peak voltage online recorder
CN203981795U (en) A kind of power acquirer
CN203643511U (en) Universal port passive parameter automatic testing device
CN204272139U (en) A kind of channel bit error rate testing apparatus based on GMSK modulation demodulation
CN103166603A (en) Arbitrary waveform generator
CN211236065U (en) Multichannel simulation PMU data generation and sending device

Legal Events

Date Code Title Description
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20150422

Termination date: 20151224

EXPY Termination of patent right or utility model