CN204204639U - Multilayer ceramic capacitor - Google Patents

Multilayer ceramic capacitor Download PDF

Info

Publication number
CN204204639U
CN204204639U CN201420529181.2U CN201420529181U CN204204639U CN 204204639 U CN204204639 U CN 204204639U CN 201420529181 U CN201420529181 U CN 201420529181U CN 204204639 U CN204204639 U CN 204204639U
Authority
CN
China
Prior art keywords
electrode
electrode layer
inner electrode
layer
region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201420529181.2U
Other languages
Chinese (zh)
Inventor
陆亨
程志强
刘兰兰
祝忠勇
刘伟峰
宋子峰
安可荣
覃海
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Guangdong Fenghua Advanced Tech Holding Co Ltd
Original Assignee
Guangdong Fenghua Advanced Tech Holding Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Guangdong Fenghua Advanced Tech Holding Co Ltd filed Critical Guangdong Fenghua Advanced Tech Holding Co Ltd
Priority to CN201420529181.2U priority Critical patent/CN204204639U/en
Application granted granted Critical
Publication of CN204204639U publication Critical patent/CN204204639U/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
  • Ceramic Capacitors (AREA)

Abstract

A kind of multilayer ceramic capacitor, comprise ceramic main body, electrode layer and first end electrode and the second termination electrode, ceramic main body comprises multiple stacked dielectric layer, electrode layer comprises multiple first inner electrode layer, multiple the second inner electrode layer and two the 3rd inner electrode layers, multiple first inner electrode layer and multiple the second inner electrode layer are alternately laminated in interval on multiple dielectric layer and arrange, and multiple first inner electrode layer, the second inner electrode layer and dielectric layer form the lamination unit that two ends are dielectric layer, two the 3rd inner electrode layers are arranged on two dielectric layers of the outermost end of lamination unit respectively, first inner electrode layer comprises the first region territory, the second electrode region and two third electrode regions, the second inner electrode layer comprises the 4th electrode zone, the 5th electrode zone and two the 6th electrode zones, two the 3rd inner electrode layers are not all connected with first end electrode and the second termination electrode.Puncture voltage and the capacity of this multilayer ceramic capacitor are higher.

Description

Multilayer ceramic capacitor
Technical field
The utility model relates to electronic devices and components field, particularly relates to a kind of multilayer ceramic capacitor.
Background technology
Multilayer ceramic capacitor because its volume is little, the plurality of advantages such as range of capacity is wide, proof voltage safe clearance is large and reliability of service life is good, and obtain extensive use.Along with the technical development of electronic equipment, have higher rated voltage (100V ~ 250V), have the high market demand holding multilayer ceramic capacitor of pressure in the what is called of higher capacity (>=1 μ F) significantly increases simultaneously.Such multilayer ceramic capacitor is applied to the higher occasion of operating voltage more, as various power circuits etc.
Conventional multilayer ceramic capacitor comprises the ceramic body of cuboid and close attachment in two external electrodes of ceramic body opposite end.Ceramic body comprises dielectric layer that is alternately laminated and that be connected between multiple inner electrode layer of the different external electrode of polarity and multiple inner electrode layer being laminated in dissimilar polarities respectively, thus can obtain high capability value.Two external electrodes cover two relative end faces of ceramic body respectively completely, and with other four faces of end surfaces on extend a segment distance.The inner electrode layer of traditional multilayer ceramic capacitor is all generally square, after multilayer ceramic capacitor charging, more charge concentration is at the corner location of inner electrode layer end, therefore between the end of the extension of the end of inner electrode layer and external electrode, become the king-sized region of field intensity, as shown in the dashed circle part in Fig. 1 (a) and Fig. 1 (b), comparatively easily puncture.In order to obtain high capacity, need the inner electrode layer of larger area, or need stacked more inner electrode layer.When the area of inner electrode layer is larger, the Distance Shortened between the end that can cause the end of inner electrode layer and the extension of external electrode, more easily punctures.And stacked more inner electrode layer makes the Distance Shortened that is between the end of the end of outermost inner electrode layer and the extension of external electrode, also easily punctures.
In order to improve the puncture voltage of multilayer ceramic capacitor in various fixing package dimension, existing series-mode frame design known by the art personnel, the capacitor of two or more series connection is formed by the every one deck in same multilayer ceramic capacitor encapsulation, make each capacitor of series connection only bear a part of voltage, thus multilayer ceramic capacitor can bear higher total voltage.But be that these multilayer ceramic capacitors cannot obtain high capacity due to series connection equally.
So conventional multilayer ceramic capacitor is difficult to obtain high-breakdown-voltage while guarantee high power capacity.
Utility model content
Based on this, be necessary to provide a kind of puncture voltage higher and the more much higher layer ceramic capacitor of capacity.
A kind of multilayer ceramic capacitor, comprise ceramic main body, the first end electrode of the electrode layer being arranged at described ceramic main body inside and the opposite end being arranged at described ceramic main body respectively and the second termination electrode, described ceramic main body comprises the stacked dielectric layer of multiple through-thickness, described electrode layer comprises multiple first inner electrode layer, multiple the second inner electrode layer and two the 3rd inner electrode layers, described multiple first inner electrode layer and multiple the second inner electrode layer are alternately laminated on described multiple dielectric layer and make described multiple first inner electrode layer and multiple the second inner electrode interlayer every setting, and described multiple first inner electrode layer, multiple the second inner electrode layer and multiple dielectric layer form the lamination unit that two ends are dielectric layer, described two the 3rd inner electrode layers are arranged on two dielectric layers of the outermost end of described lamination unit respectively, wherein,
Described first inner electrode layer comprises the first region territory, the second electrode region and two third electrode regions, the one end in described the first region territory abuts with described first end electrode, the other end extends to described lamination unit inside and is connected with described the second electrode region, described the second electrode region and described second termination electrode are formed with gap, and the width of described the second electrode region is less than the width in described the first region territory, described two third electrode regions are symmetricly set in the both sides of described the second electrode region, and described two third electrode regions respectively with formation gap, described the first region territory, and described two third electrode regions form gap with described the second electrode region respectively,
Described the second inner electrode layer comprises the 4th electrode zone, 5th electrode zone and two the 6th electrode zones, one end of described 4th electrode zone abuts with described second termination electrode, the other end extends to described lamination unit inside and is connected with described 5th electrode zone, described 5th electrode zone and described first end electrode are formed with gap, and the width of described 5th electrode zone is less than the width of described 4th electrode zone, described two the 6th electrode zones are symmetricly set in the both sides of described 5th electrode zone, and described two the 6th electrode zones form gap with described 4th electrode zone respectively, and described two the 6th electrode zones form gap with described 5th electrode zone respectively,
Described two the 3rd inner electrode layers are not all connected with described first end electrode and the second termination electrode, when wherein the 3rd inner electrode layer described in any one is adjacent with described first inner electrode layer, the described three inner electrode layer projection on described first inner electrode layer adjacent with the first inner electrode layer covers described third electrode region, when 3rd inner electrode layer described in any one is adjacent with described the second inner electrode layer, the described three inner electrode layer projection on described the second inner electrode layer adjacent with the second inner electrode layer covers described 6th electrode zone.
Wherein in an embodiment, described ceramic main body is cuboid, described cuboid has first surface, second surface, 3rd surface, 4th surface, 5th surface and the 6th surface, described first surface is parallel with second surface, described 3rd surface is parallel with the 4th surface, described 5th surface is parallel with the 6th surface, described first end electrode comprises first end electrode body, described second termination electrode comprises the second termination electrode main body, described first end electrode body and the second termination electrode main body are arranged on described first surface and second surface respectively, described first surface and second surface are all vertical with the bearing of trend in described the first region territory, described first inner electrode layer, the second inner electrode layer and the 3rd inner electrode layer are all parallel with the 6th surface with described 5th surface, described first end electrode body bends the identical distance of extension one section respectively to described 3rd surface, the 4th surface, the 5th surface with the 6th surface, forms the first extension, described second termination electrode main body bends the identical distance of extension one section respectively to described 3rd surface, the 4th surface, the 5th surface with the 6th surface, forms the second extension, the width of described first extension and the second extension is equal.
Wherein in an embodiment, the shape in described the first region territory is the square of one end rounding, two rounding of angle angles of the one end away from described first end electrode in described the first region territory, the shape of described the second electrode region is the square of one end rounding, one end of the not rounding of described the second electrode region is connected with one end of the rounding in described the first region territory, form type structure, described third electrode region comprises the first square department and is connected to two first half-round being parallel to two limits of described first surface and second surface of described first square department, described first square department to the distance on described 3rd surface equals the distance on described the first region territory to described 3rd surface.
Wherein in an embodiment, the radius of the fillet in described the first region territory is 0.2 millimeter ~ 0.4 millimeter, the radius of the fillet of described the second electrode region is 0.25 millimeter ~ 0.5 millimeter, and the diameter of first half-round in described third electrode region is 0.1 millimeter ~ 0.4 millimeter.
Wherein in an embodiment, the tangent line parallel with described second surface to the distance of described second termination electrode main body away from the first half-round of described second termination electrode main body is greater than the width of described second extension.
Wherein in an embodiment, one end away from described second termination electrode main body that the projection on described first inner electrode layer covers the 3rd inner electrode layer in described third electrode region to the distance of described second termination electrode main body is greater than described the second electrode region one end away from described second termination electrode main body to the distance of described second termination electrode main body.
Wherein in an embodiment, the distance between adjacent described first inner electrode layer and the second inner electrode layer is less than or equal to the distance of described 3rd inner electrode layer and adjacent described first inner electrode layer or the second inner electrode layer.
Wherein in an embodiment, the distance of described adjacent described first inner electrode layer and the second inner electrode layer is 7 microns ~ 30 microns.
Wherein in an embodiment, the shape of described 3rd inner electrode layer is the square of four equal roundings in angle, and the radius of the fillet of described 3rd inner electrode layer is 0.25 millimeter ~ 0.5 millimeter.
Wherein in an embodiment, described ceramic main body also comprises two protective layers, and described two protective layers are arranged on described two the 3rd inner electrode layers respectively.
Above-mentioned multilayer ceramic capacitor, by arranging two the 3rd inner electrode layers be not all connected with first end electrode and the second termination electrode, and the first inner electrode layer comprises two the third electrode regions being symmetricly set in the second electrode region both sides, the second inner electrode layer comprises two the 6th electrode zones being symmetricly set in the 5th electrode zone both sides, utilize electrostatic equilibrium principle, make the second electrode region near the electric field line between one end of the second termination electrode and the second termination electrode, the electric field line that 5th electrode zone is between one end of outermost first inner electrode layer or the second inner electrode layer and the second termination electrode or first end electrode in the electric field line between one end of first end electrode and first end electrode and each electrode layer redistributes with being able to homogenizing, field intensity is minimized, and, the reasonable setting of the first inner electrode layer, the second inner electrode layer, the 3rd inner electrode layer, first end electrode and the second termination electrode, make this multilayer ceramic capacitor respectively because of tip close to each other and to give tit for tat thus the regional that electric field is comparatively concentrated forms the structure that two capacitances in series connect, play the effect of dividing potential drop, so discharge breakdown is less likely to occur, the puncture voltage of this multilayer ceramic capacitor is improved.
Further, relative to traditional series-mode frame multilayer ceramic capacitor, the first inner electrode layer of above-mentioned multilayer ceramic capacitor and the second inner electrode layer do not form cascaded structure and have larger right opposite and amass, thus can produce high power capacity.
Accompanying drawing explanation
The sectional view of the multilayer ceramic capacitor that Fig. 1 (a) is prior art;
The sectional view of another angle of the multilayer ceramic capacitor that Fig. 1 (b) is prior art;
Fig. 2 is the perspective view of the multilayer ceramic capacitor of an execution mode;
Fig. 3 is the profile of the III-III line along Fig. 2;
Fig. 4 is the view that the first inner electrode layer is laminated on dielectric layer;
Fig. 5 is the view that the second inner electrode layer is laminated on dielectric layer;
Fig. 6 is the view that one of them the 3rd inner electrode layer is laminated on dielectric layer;
The silk-screen patterns schematic diagram that the preparation method that Fig. 7 is the multilayer ceramic capacitor of an execution mode uses;
Another silk-screen patterns schematic diagram that the preparation method that Fig. 8 is the multilayer ceramic capacitor of an execution mode uses.
Embodiment
For enabling above-mentioned purpose of the present utility model, feature and advantage become apparent more, are described in detail embodiment of the present utility model below in conjunction with accompanying drawing.Set forth a lot of detail in the following description so that fully understand the utility model.But the utility model can be much different from alternate manner described here to implement, those skilled in the art can when doing similar improvement without prejudice to when the utility model intension, and therefore the utility model is by the restriction of following public concrete enforcement.
Refer to Fig. 2, the multilayer ceramic capacitor 100 of one execution mode, comprises ceramic main body 10, is arranged at the electrode layer of ceramic main body 10 inside (figure does not mark) and be arranged at the first end electrode 20 of opposite end and second termination electrode 30 of ceramic main body 10 respectively.
Ceramic main body 10 is cuboid.Ceramic main body 10 has first surface, second surface, the 3rd surface, the 4th surface, the 5th surperficial and the 6th surface (figure does not mark).Wherein, first surface is relative with second surface and parallel, and the 3rd surface is relative and parallel with the 4th surface, and the 5th surface is relative and parallel with the 6th surface.3rd surface, the 4th surface, the 5th surface are equal with the length on the 6th surface.
First end electrode 20 comprises first end electrode body 22.Second termination electrode 30 comprises the second termination electrode main body 32.
First end electrode 20 and the second termination electrode 30 are arranged at respectively on first surface and second surface and refer to that first end electrode body 22 and the second termination electrode main body 32 are arranged on first surface respectively with on second surface.Further, first end electrode body 22 covers first surface completely, and the second termination electrode main body 32 covers second surface completely.Preferably, first end electrode body 22 bends the identical distance of extension one section respectively to the 3rd surface, the 4th surface, the 5th surface with the 6th surface, forms the first extension 24.The width of the first extension 24 is set to D1, and D1 is all less than the 3rd surface, the 4th surface, the 5th surface and the length on the 6th surface.Second termination electrode main body 32 bends the identical distance of extension one section respectively to the 3rd surface, the 4th surface, the 5th surface with the 6th surface, forms the second extension 34.The width of the second extension 34 is set to D2.D1=D2, D1+D2 are less than the length on the 3rd surface.
The excessive distance then between the first extension 24 and the second extension 34 of D1 and D2 is too small, and the possibility of short circuit increases; D1 and D2 is too small, is unfavorable for the reliability on welding assembly.Therefore, preferably, D1=D2=0.4 millimeter ~ 1 millimeter.
Please refer to Fig. 3, ceramic main body 10 comprises the stacked multiple dielectric layer 110 of through-thickness.Electrode layer comprises multiple first inner electrode layer 107, multiple the second inner electrode layer 108 and two the 3rd inner electrode layers 109.Multiple first inner electrode layer 107 and multiple the second inner electrode layer 108 are alternately laminated on multiple dielectric layer 110 and multiple first inner electrode layer 107 and multiple the second inner electrode layer 108 interval are arranged, and multiple first inner electrode layer 107, multiple the second inner electrode layer 108 and multiple dielectric layer 110 form the lamination unit that two ends are dielectric layer 110.Corresponding first inner electrode layer 107 of dielectric layer 110 or a second inner electrode layer 108, namely each first inner electrode layer 107 is laminated on its adjacent dielectric layer 110, and each the second inner electrode layer 107 is laminated on its adjacent dielectric layer 110.
The two ends of lamination unit are respectively two dielectric layers 110, and namely the outermost two ends of lamination unit are respectively two dielectric layers 110.Two the 3rd inner electrode layers 109 are laminated on two dielectric layers 110 at lamination unit two ends respectively.
First inner electrode layer 107 and the second inner electrode layer 108 are parallel to the 5th surface and the 6th surface.
Please refer to Fig. 4, the first inner electrode layer 107 is laminated on adjacent dielectric layer 110.First inner electrode layer 107 comprises electrode zone 1076 in electrode zone 1072 in first, the second inner electrode region 1074 and two the 3rd.
The shape in the first region territory 1072 is the square of one end rounding.Particularly, in present embodiment, the shape in the first region territory 1072 is the rectangle of one end rounding, is more specifically the rectangle of a minor face rounding.The Width in the first region territory 1072 is identical to the vertical line direction on the 4th surface with the 3rd surface.The distance at relative two edges of the first region territory 1072 to dielectric layer 110 is D3, namely the first region territory 1072 is D3 near the distance on edge to the 3rd surface on the 3rd surface, and the distance of the first region territory 1072 near edge to the 4th surface on the 4th surface is also D3.A minor face of the not rounding in the first region territory 1072 is with the coincident of dielectric layer 110 and abut with first end electrode body 22, and the other end in the first region territory 1072 extends horizontally to the inside of lamination unit.First surface and second surface are all vertical with the bearing of trend in the first region territory 1072.The width in the first region territory 1072 is L1.
The shape of the second electrode region 1074 is the square of one end rounding.One end of the not rounding of the second electrode region 1074 is connected with the one end away from first end electrode 20 in the first region territory 1072, and the second electrode region 1074 and the second termination electrode 30 form gap.The width of the second electrode region 1074 is L2.The second electrode region 1074 and the first region territory 1072 smooth connection.The Width of the second electrode region 1074 is identical to the vertical line direction on the 4th surface with the 3rd surface.L1 is greater than L2.The second electrode region 1074 is positioned at the middle part in the first region territory 1072, and the second electrode region 1074 and the first region territory 1072 are connected to form type structure, four equal roundings in angle of this type structure.
The second electrode region 1074 is D4 away from the distance of one end to the second termination electrode main body 32 in the first region territory 1072.Preferably, D4 is less than D2.D4 is less than D2, makes the second electrode region 1074 as far as possible near the second termination electrode main body 32, and the right opposite that can as far as possible increase between the first inner electrode layer 107 and the second inner electrode layer 108 amasss, thus improves capacity.
Two third electrode regions 1076 are symmetricly set in the both sides of the second electrode region 1074.Two third electrode regions 1076 form gap with the second electrode region 1074 respectively, and form gap with the first region territory 1072 respectively.
Third electrode region 1076 comprises the first square department 10762 and two the first half-round 10764.First square department 10762 can be square or rectangle.In present embodiment, the first square department 10762 is rectangle.Two the first half-round 10764 are connected to two limits being parallel to first surface and second surface of the first square department 10762, and namely two half-round 10764 are connected to two broadsides of the first square department 10762.First square department 10762 near one end of the second electrode region 1074 to the distance of the second electrode region 1074 be D5.The value of D5 is then conducive to comparatively greatly increasing the fillet of the second electrode region 1074 and the distance of first half-round 10764 in contiguous third electrode region 1076, reduces electric field strength; Less, be conducive to raising capacity.Therefore, the value of D5 is preferably 0.2 millimeter ~ 0.4 millimeter.
The beeline at the edge of the first square department 10762 to dielectric layer 110 is D6, and namely the first square department 10762 is D6 near the distance on one end to the 3rd surface on the 3rd surface.D3=D6。
The value of D3 and D6 should be greater than certain value, otherwise in preparation process, easily switches to or switch to the first inner electrode layer 107 nearly during cutting, be unfavorable for the reliability of multilayer ceramic capacitor 100, the value of D3 and D6 is comparatively large, is conducive to the moisture effect of raising first inner electrode layer 107, improves reliability.Meanwhile, the value of D3 and D6 is then conducive to comparatively greatly the distance of the end of the second extension 34 increasing the second electrode region 1074 and the second termination electrode 30, reduces electric field strength; Little, be conducive to raising capacity.Therefore, preferably, D3=D6=0.15 millimeter ~ 0.4 millimeter.
Third electrode region 1076 is D7 away from the distance of one end to the second termination electrode main body 32 of the second termination electrode main body 32, and the distance namely away from tangent line to the second termination electrode main body 32 parallel with second surface of the first half-round 10764 of the second termination electrode main body 32 is D7.D7 is greater than D2, and two third electrode regions 1076 are blocked the end of the second extension 34 of second termination electrode 30 relative with the second electrode region 1074 respectively completely, is conducive to preventing electric field from concentrating.Wherein, the end of the second extension 34 refers to the second extension 34 one end away from the second termination electrode main body 32.
Third electrode region 1076 is D8 near the distance of one end to the second termination electrode main body 32 of the second termination electrode main body 32, and the distance namely near tangent line to the second termination electrode main body 32 parallel with second surface of the first half-round 10764 of the second termination electrode main body 32 is D8.D8=D4, makes two third electrode regions 1076 respectively the end of the second extension 34 of second termination electrode 30 relative with the second electrode region 1074 be blocked completely, is conducive to preventing electric field from concentrating.
The value of D4 and D8 is then conducive to comparatively greatly reducing the requirement to cutting accuracy, improves cutting processing qualification rate; Less, be conducive to raising capacity.Therefore, preferably, D4=D8=0.2 millimeter ~ 0.4 millimeter.
Please refer to Fig. 5, the second inner electrode layer 108 is laminated on adjacent dielectric layer 110.The second inner electrode layer 108 to comprise in electrode zone 1082 in the 4th, the 5th electrode zone 1086 in electrode zone 1084 and two the 6th.
The shape of the 4th electrode zone 1082 is the square of one end rounding.Particularly, in present embodiment, the shape of the 4th electrode zone 1082 is the rectangle of one end rounding, is more specifically the rectangle of a minor face rounding.The Width of the 4th electrode zone 1082 is identical to the vertical line direction on the 4th surface with the 3rd surface.The distance at relative two edges of the 4th electrode zone 1082 to dielectric layer 110 is D9, namely the 4th electrode zone 1082 is D9 near the distance on edge to the 3rd surface on the 3rd surface, and the distance of the 4th electrode zone 1082 near edge to the 4th surface on the 4th surface is also D9.D3=D9。A minor face of the not rounding of the 4th electrode zone 1082 is with the coincident of dielectric layer 110 and abut with the second termination electrode main body 32, and the other end of the 4th electrode zone 1082 extends horizontally to the inside of lamination unit.First surface and second surface are all vertical with the bearing of trend of the 4th electrode zone 1082.The width of the 4th electrode zone 1082 is L3, L1=L3.
The shape of the 5th electrode zone 1084 is the square of one end rounding.One end of the not rounding of the 5th electrode zone 1084 is connected with one end away from the second termination electrode main body 32 of the 4th electrode zone 1082, and the 5th electrode zone 1084 forms gap with first end electrode body 22.The width of the 5th electrode zone 1084 is L4, L2=L4.L3 is greater than L4.5th electrode zone 1084 and the 4th electrode zone 1082 smooth connection.The Width of the 5th electrode zone 1084 is identical to the vertical line direction on the 4th surface with the 3rd surface.5th electrode zone 1084 is positioned at the middle part of the 4th electrode zone 1082, and the 5th electrode zone 1084 and the 4th electrode zone 1082 are connected to form type structure, four equal roundings in angle of this type structure.
5th electrode zone 1084 is D10 away from one end to the distance of first end electrode body 22 of the 4th electrode zone 1082.D10=D4。
Two the 6th electrode zones 1086 are symmetricly set in the both sides of the 5th electrode zone 1084.Two the 6th electrode zones 1086 form gap with the 5th electrode zone 1084 respectively, and form gap with the 4th electrode zone 1082 respectively.
6th electrode zone 1086 comprises the second square department 10862 and is connected to two second half-round 10864 of two broadsides of the second square department 10862.The distance of the second square department 10862 near one end to the 3rd surface on the 3rd surface is D11.D11=D6。
6th electrode zone 1086 is D12 away from one end to the distance of first end electrode body 22 of first end electrode body 22, and the tangent line parallel with first surface to the distance of first end electrode body 22 namely away from the second half-round 10864 of first end electrode body 22 is D12.D12=D7。The difference of D7 and D2 is then conducive to comparatively greatly increasing away from the distance of the first half-round 10764 of the second termination electrode main body 32 with the end of the second extension 34 of the second termination electrode 30, reduction electric field strength; Less, be conducive to raising capacity.The difference of D12 and D1 is conducive to more greatly increasing the second half-round 10864 away from first end electrode body 22 and the distance of the end of the first extension 24 of first end electrode 20, reduces electric field strength; Less, be conducive to raising capacity.Therefore, preferably, larger than D1 0.1 millimeter ~ 0.4 millimeter of D7 or D12.Wherein, the end of the first extension 24 refers to the first extension 24 one end away from first end electrode body 22.
6th electrode zone 1086 is D13 near one end of first end electrode body 22 to the distance of first end electrode body 22, and the tangent line parallel with first surface to the distance of first end electrode body 22 namely near the second half-round 10864 of first end electrode body 22 is D13.D13=D4。
To sum up, the first inner electrode layer 107 is identical with the shape of the second inner electrode layer 108, and setting direction is contrary.
Two the 3rd inner electrode layers 109 are parallel to the 5th surface and the 6th surface.Two the 3rd inner electrode layers 109 are not all connected with first end electrode 20 and the second termination electrode 30.Refer to Fig. 6, the dotted line in Fig. 6 is the first inner electrode layer 107.3rd inner electrode layer 109 is that four angles are the square of rounding.
Be appreciated that, according to the quantity of the first inner electrode layer 107 and the second inner electrode layer 108, in two the 3rd inner electrode layers 109, two the 3rd inner electrode layers 109 can be adjacent with two the first inner electrode layers 107 respectively, also can be adjacent with two the second inner electrode layers 108 respectively, also can be that the 3rd inner electrode layer 109 is adjacent with the first inner electrode layer 107, another be adjacent with the second inner electrode layer 108.
When any one the 3rd inner electrode layer 109 is adjacent with the first inner electrode layer 107, three inner electrode layer 109 projection on first inner electrode layer 107 adjacent with the first inner electrode layer 107 covers third electrode region 1076, when any one the 3rd inner electrode layer 109 is adjacent with the second inner electrode layer 108, three inner electrode layer 109 projection on the second inner electrode layer 108 adjacent with the second inner electrode layer 108 covers the 6th electrode zone 1086.
In present embodiment, the 3rd inner electrode layer 109 is adjacent with the first inner electrode layer 107, and another the 3rd inner electrode layer 109 is adjacent with the second inner electrode layer 108.Three inner electrode layer 109 projection on first inner electrode layer 107 adjacent with the first inner electrode layer 107 covers third electrode region 1076, and three inner electrode layer 109 projection on the second inner electrode layer 108 adjacent with the second inner electrode layer 108 covers the 6th electrode zone 1086.
The distance that projection on the first inner electrode layer 107 covers one end to the second termination electrode main body 32 away from the second termination electrode main body 32 of the 3rd inner electrode layer 109 in third electrode region 1076 is D14.
The 3rd inner electrode layer 109 that projection on the second inner electrode layer 108 covers the 6th electrode zone 1086 equals D14 away from one end to the distance of first end electrode body 22 of first end electrode body 22.
Please again consult Fig. 3, preferably, the first adjacent inner electrode layer 107 and the distance of the second inner electrode layer 108 are D15, and the 3rd inner electrode layer 109 is that D16, D16 are more than or equal to D15 with the distance of adjacent the second inner electrode layer 108.In other embodiments, when the 3rd inner electrode layer 109 is adjacent with the first inner electrode layer 107, the 3rd inner electrode layer 109 is D16 with the distance of the first adjacent inner electrode layer 107.
The value of D15 is then unfavorable for raising capacity and miniaturization of components comparatively greatly; Too small, the electric field strength between the first inner electrode layer 107 and the second inner electrode layer 108 increases and easily punctures.Therefore, the value of D15 is preferably 7 microns ~ 30 microns.
D15 is less than or equal to D16.Preferably, the value of D16 is 1 ~ 1.2 times of the value of D15, the first inner electrode layer 107 and the second inner electrode layer 108 and respective the 3rd adjacent inner electrode layer 109 can be made to keep enough distances thus reduce electric field strength, and be conducive to miniaturization of components.
Above-mentioned multilayer ceramic capacitor 100, by arranging two the 3rd inner electrode layers 109 be not all connected with first end electrode 20 and the second termination electrode 30, and the first inner electrode layer 107 comprises two the third electrode regions 1076 being symmetricly set in the second electrode region 1074 both sides, the second inner electrode layer 108 comprises two the 6th electrode zones 1086 being symmetricly set in the 5th electrode zone 1084 both sides, utilize electrostatic equilibrium principle, make the second electrode region 1074 near the electric field line between one end of the second termination electrode main body 32 and the end of the second extension 34, 5th electrode zone 1084 in the electric field line between one end of first end electrode body 22 and the end of the first extension 24 and each electrode layer, be in the close second termination electrode main body 32 of outermost first inner electrode layer 107 or the second inner electrode layer 108 or the electric field line between one end of first end electrode body 22 and the end of the second extension 34 or the first extension 24 redistributes with being able to homogenizing, field intensity is minimized, and, the second electrode region 1074 and the second extension 34 all produce facing portion with third electrode region 1076 and divide, 5th electrode zone 1084 and the first extension 24 all produce facing portion with the 6th electrode zone 1086 and divide, be in outermost first inner electrode layer 107 or the second inner electrode layer 108 and the second extension 34 or the first extension 24 in each electrode layer all to produce facing portion with the 3rd inner electrode layer 109 and divide, thus form two electric capacity be connected in series respectively, namely make multilayer ceramic capacitor 100 respectively because of tip close to each other and to give tit for tat thus the regional that electric field is comparatively concentrated forms the structure that two capacitances in series connect, play the effect of dividing potential drop, so discharge breakdown is less likely to occur, the puncture voltage of this multilayer ceramic capacitor 100 is improved.
Further, relative to traditional series-mode frame multilayer ceramic capacitor, the first inner electrode layer 107 of above-mentioned multilayer ceramic capacitor 100 and the second inner electrode layer 108 do not form cascaded structure and have larger right opposite and amass, thus can produce high power capacity.
Above-mentioned multilayer ceramic capacitor 100 is by rationally arranging the first inner electrode layer 107, the second inner electrode layer 108 and the 3rd inner electrode layer 109, and to make electric field reasonably distribute, and it is long-pending to obtain larger right opposite, thus improves puncture voltage and capacity.
Preferably, the radius of the fillet of the first region territory 1072 and the 4th electrode zone 1082 is 0.2 millimeter ~ 0.4 millimeter.When the radius of fillet is larger, be conducive to reducing charge density; Raising capacity is conducive to when the radius of fillet is less.Comprehensive both consider, the radius of fillet is preferably 0.2 millimeter ~ 0.4 millimeter.
Preferably, comprehensive charge density and capacity are considered, the radius of the fillet of the second electrode region 1074 and the 5th electrode zone 1084 is 0.25 millimeter ~ 0.5 millimeter.
Preferably, the diameter of first half-round 10764 in third electrode region 1076 and the second half-round 10864 of the 6th electrode zone 1086 is 0.1 millimeter ~ 0.4 millimeter, and namely the width of the first square department 10762 and the second square department 10862 is 0.1 millimeter ~ 0.4 millimeter.Select this diameter, reduce charge density on the one hand, more space can be vacateed to make the area of the second electrode region 1074 and the 5th electrode zone 1084 comparatively large for the second electrode region 1074 and the 5th electrode zone 1084 on the other hand, thus improve capacity.
Preferably, the radius of four fillets of the 3rd inner electrode layer 109 is 0.25 ~ 0.5 millimeter, is conducive to reducing charge density.
Please again consult Fig. 6, the distance of 3rd inner electrode layer 109 near one end to the 3rd surface on the 3rd surface is D17, distance near one end to the 4th surface on the 4th surface is D18, the distance of one end to the second termination electrode main body 32 near the second termination electrode main body 32 time adjacent with the first inner electrode layer 107 is D19, distance near one end of first end electrode body 22 to first end electrode body 22 time adjacent with the second inner electrode layer 108 is D20 (Fig. 6 does not show), D17=D18=D3, D19=D20=D4.D17=D18=D3, can increase the distance of the fillet of the 3rd inner electrode layer 109 and the fillet of the second electrode region 1072 or the 5th electrode zone 1082, reduces electric field strength, and manufactures more for convenience.D19=D20=D4, blocks the end of the end of the second extension 34 of the second relative with the 5th electrode zone 1074 with the second electrode region 1074 respectively termination electrode 30 and the first extension 24 of first end electrode 20 respectively completely, and manufactures more for convenience.
Please again consult Fig. 4, the tangent line parallel with second surface of the first half-round 10764 in the close the first region territory 1072 in third electrode region 1076 is D21 with the distance of the tangent line parallel with second surface of the fillet in the first region territory 1072.Be conducive to the requirement reducing inner electrode printed patterns precision in preparation when the value of D21 is larger, improve printing passing rate of processing; Raising capacity is conducive to when the value of D21 is less.Consider, the value of D21 is preferably 0.1 millimeter ~ 0.4 millimeter.
D14 is greater than the distance of the second electrode region 1074 away from one end to the second termination electrode main body 32 of the second termination electrode main body 32, and namely D14 is greater than D7 and D21 sum, and D14 is less than the half of the length of multilayer ceramic capacitor 100.D14 is greater than D7 and D21 sum, 3rd inner electrode layer 109 is blocked the end of second extension 34 relative with third electrode region 1076 with the second electrode region 1074 completely, and increase the distance of the fillet of the fillet of the 3rd inner electrode layer 109 and the fillet in the first region territory 1072 or the 4th electrode zone 1082, be conducive to preventing electric field from concentrating; D14 is less than the half of the length of multilayer ceramic capacitor 100, is conducive to preventing the end of the fillet of the 3rd inner electrode layer 109 and the first extension 24 too close and causing electric field to concentrate.Preferably, larger than D7 and D21 sum 0.2 millimeter ~ 0.4 millimeter of the value of D14.
The thickness of the first inner electrode layer 107 and the second inner electrode layer 108 is too small, then the continuity of the first inner electrode layer 107 and the second inner electrode layer 108 is good and capacity is declined, excessive, is unfavorable for the miniaturization of multilayer ceramic capacitor 100.Preferably, the thickness of the first inner electrode layer 107 and the second inner electrode layer 108 is 1 micron ~ 2 microns, is more preferably 1.2 microns ~ 1.5 microns.
Preferably, above-mentioned multilayer ceramic capacitor 100 also comprises two protective layers (figure does not mark).Two protective layers are arranged on two the 3rd inner electrode layers 109 respectively.
Preferably, the thickness of protective layer is 150 microns ~ 280 microns.Two protective layers arranging this thickness can provide effective protection for the first inner electrode layer 107, the second inner electrode layer 108, the 3rd inner electrode layer 109 and dielectric layer 110; and make first end electrode 20 and the second termination electrode 30 keep enough distances at the first extension 24 of ceramic main body 10 and the second extension 34 and the 3rd adjacent separately inner electrode layer 109 thus reduce electric field strength, and be conducive to the miniaturization of multilayer ceramic capacitor 100.
Above-mentioned multilayer ceramic capacitor is prepared as follows:
Step S110: prepare multiple ceramic membrane.
Ceramic powder, organic bond and organic solvent are mixed also ball milling and form uniform ceramic size, adopt the tape casting that ceramic size is formed multiple ceramic membrane.
The mass ratio of ceramic powder, organic bond and organic solvent is 10:3 ~ 4:4 ~ 6.Wherein, ceramic powder main component is barium titanate; Organic bond is polyvinyl butyral resin; Organic solvent is the mixed solvent of toluene and ethanol, and wherein, the volume ratio of toluene and ethanol is preferably 1:1 ~ 2:1.
Step S120: prepare multiple be laminated with electrode film in first ceramic membrane, be multiplely laminated with the ceramic membrane of the second inner electrode film and multiple ceramic membrane being laminated with electrode film in the 3rd.
With silk-screen printing technique nickel metal paste is printed on the ceramic membrane obtained by step S110, form predetermined interior electrode pattern, formed respectively after oven dry multiple be laminated with electrode film in first ceramic membrane, be multiplely laminated with the ceramic membrane of the second inner electrode film and multiple ceramic membrane being laminated with electrode film in the 3rd.
Refer to Fig. 7 and Fig. 8, use the silk screen with the interior electrode pattern shown in Fig. 7 to print nickel metal paste on the ceramic membrane that S110 is obtained, electrode film and the second inner electrode film in first can be formed on ceramic membrane.Use the silk screen with the interior electrode pattern shown in Fig. 8 to print nickel metal paste on the ceramic membrane that S110 is obtained, electrode film in the 3rd can be formed on ceramic membrane.
Step S130: the ceramic membrane being laminated with electrode film in first by multiple and multiple ceramic membrane being laminated with the second inner electrode film is alternately laminated obtains first cascade substrate.
Step S140: stacked two ceramic membranes being laminated with third electrode film respectively on two surfaces that first cascade substrate is relative, obtain second layer laminated substrate, cutting second layer laminated substrate obtains multiple first cascade body.
By the isostatic pressing method pressing of second layer laminated substrate, each rete in second layer laminated substrate is closely bonded, then cuts in length and breadth by preliminary dimension, obtain the first cascade body of multiple rectangular shape.
Preferably, before cutting, be also included in the step of stacked multiple ceramic membrane respectively on two relative surfaces of second layer laminated substrate.
Step S150: sintered by first cascade body, forms multiple ceramic main body and is arranged at multiple electrode layers of multiple ceramic main body inside respectively, obtain multiple second duplexer.
In neutral atmosphere as in nitrogen atmosphere, multiple first cascade body is heated to 400 ~ 600 DEG C and is incubated 3 ~ 6 hours to get rid of adhesive; Or in air atmosphere, multiple first cascade body is heated to 250 ~ 300 DEG C and is incubated 2 ~ 4 hours to get rid of adhesive, again by the reducing atmosphere formed through the nitrogen of humidification and the mist (volume of hydrogen is 0.1 ~ 2% of the volume of nitrogen) of hydrogen, multiple first cascade bodies after getting rid of adhesive are heated to 1200 ~ 1280 DEG C and are incubated 2 ~ 3 hours sinter, obtain multiple ceramic main body and be arranged at the multiple electrode layers on multiple ceramic main body respectively, obtain multiple second duplexer.
Wherein, in first, in electrode film, the second inner electrode film and the 3rd, electrode film is after oversintering, and the first inner electrode layer formed respectively, the second inner electrode layer and the 3rd inner electrode layer, obtain electrode layer; Ceramic membrane, after sintering, forms each dielectric layer of ceramic main body respectively, obtains ceramic main body.Multiple first inner electrode layer and multiple the second inner electrode interlayer are every setting, multiple first inner electrode layer and multiple the second inner electrode layer are alternately laminated on multiple dielectric layer, and multiple first inner electrode layer, multiple the second inner electrode layer and multiple dielectric layer form the lamination unit that two ends are dielectric layer, two the 3rd inner electrode layers are arranged on two dielectric layers of the outermost end of lamination unit respectively.
After sintering, on two surfaces that second layer laminated substrate is relative, multiple ceramic membranes stacked respectively form two protective layers respectively.
Step S160: after multiple second duplexer chamfer grinding, the opposite end of the second duplexer respectively after each grinding encloses first end electrode and the second termination electrode, obtains multiple multilayer ceramic capacitor.
By multiple second duplexer chamfer grinding, by the opposite end coated copper metal paste of multiple second duplexers after grinding, in neutral atmosphere as in nitrogen atmosphere, multiple the second duplexer being coated with copper metal paste is heated to 780 ~ 860 DEG C and is incubated 10 ~ 12 minutes, with sintered copper metal paste, formed after sintering and combine closely with ceramic main body respectively and the first end electrode abutted with multiple first inner electrode layer and multiple the second inner electrode layer respectively and the second termination electrode, obtain multiple multilayer ceramic capacitor.
Preferably, also comprise the step of electroplating nickel dam and tin layers respectively on first end electrode and the second termination electrode successively, to form the termination electrode of copper-nickel-Xi three-decker, increase the applicability of multilayer ceramic capacitor.
It is below specific embodiment.
Embodiment 1
Prepare multilayer ceramic capacitor
1, by main component be the mixed solvent of the ceramic powder of barium titanate, polyvinyl butyral resin and toluene and ethanol 2:1 mixing by volume, form uniform ceramic size for 10:4:5 mixes also ball milling in mass ratio, adopt the tape casting that this ceramic size curtain coating is formed multiple ceramic membrane;
2, on ceramic membrane, print nickel metal paste, formed after drying multiple be laminated with electrode film in first ceramic membrane, be multiplely laminated with the ceramic membrane of the second inner electrode film and multiple ceramic membrane being laminated with electrode film in the 3rd.
3,66 are laminated with the ceramic membrane of electrode film in first and 66 and are laminated with that the ceramic membrane of the second inner electrode film is alternately laminated obtains first cascade substrate;
4, stacked two ceramic membranes being laminated with third electrode film respectively on two surfaces that first cascade substrate is relative, obtain second layer laminated substrate, stacked 20 ceramic membranes of difference on two surfaces that second layer laminated substrate is relative, then isostatic pressing method pressing is used, each rete is closely bonded, then cut in length and breadth by preliminary dimension, obtain the first cascade body of multiple cuboid shaped like chips;
5, in air atmosphere, multiple first cascade body is heated to 250 DEG C and is incubated 3 hours to get rid of adhesive, again by the reducing atmosphere formed through the nitrogen of humidification and the mist (volume of hydrogen is 2% of the volume of nitrogen) of hydrogen, multiple first cascade bodies after getting rid of adhesive are heated to 1250 DEG C and are incubated 2 hours sinter, form multiple ceramic main body and be arranged at the multiple electrode layers on multiple ceramic main body respectively, obtain multiple second duplexer;
6, by multiple second duplexer chamfer grinding, the opposite end coated copper metal paste of the second duplexer respectively after each grinding, in nitrogen atmosphere, multiple the second duplexer being coated with copper metal paste is heated to 810 DEG C and is incubated 12 minutes, with sintered copper metal paste, formed and combine closely with ceramic main body respectively and the first end electrode abutted with multiple first inner electrode layer and multiple the second inner electrode layer respectively and the second termination electrode, nickel dam and tin layers on electroplating successively on two termination electrodes respectively, obtaining multiple nominal capacity is 1 μ F, rated voltage is 1206 specifications (long 3.2mm × wide 1.6mm) multilayer ceramic capacitor of 100V.
Each multilayer ceramic capacitor comprises ceramic main body, the first end electrode of the electrode layer being arranged at ceramic main body inside and the opposite end being arranged at ceramic main body respectively and the second termination electrode, ceramic main body comprises the stacked dielectric layer of multiple through-thickness, electrode layer comprises multiple first inner electrode layer, multiple the second inner electrode layer and two the 3rd inner electrode layers, multiple first inner electrode layer and multiple the second inner electrode layer are alternately laminated on multiple dielectric layer and make multiple first inner electrode layer and multiple the second inner electrode interlayer every setting, and multiple first inner electrode layer, multiple the second inner electrode layer and multiple dielectric layer form the lamination unit that two ends are dielectric layer, two the 3rd inner electrode layers are arranged on two dielectric layers of the outermost end of lamination unit respectively, wherein,
First inner electrode layer comprises the first region territory, the second electrode region and two third electrode regions, the one end in the first region territory abuts with first end electrode, the other end extends to lamination unit inside and is connected with the second electrode region, one end away from the first region territory and second termination electrode of the second electrode region are formed with gap, and the width of the second electrode region is less than the width in the first region territory, two third electrode regions are symmetricly set in the both sides of the second electrode region, two third electrode regions respectively with formation gap, the first region territory, and two third electrode regions form gap with the second electrode region respectively,
The second inner electrode layer comprises the 4th electrode zone, 5th electrode zone and two the 6th electrode zones, one end of 4th electrode zone abuts with the second termination electrode, the other end extends to lamination unit inside and is connected with the 5th electrode zone, one end away from the 4th electrode zone and the first end electrode of the 5th electrode zone are formed with gap, and the width of the 5th electrode zone is less than the width of the 4th electrode zone, two the 6th electrode zones are symmetricly set in the both sides of the 5th electrode zone, two the 6th electrode zones form gap with the 4th electrode zone respectively, and two the 6th electrode zones form gap with the 5th electrode zone respectively, two the 3rd inner electrode layers are not all connected with first end electrode and the second termination electrode, one of them the 3rd inner electrode layer is adjacent with the first inner electrode layer, another the 3rd inner electrode layer is adjacent with the second inner electrode layer, the three inner electrode layer projection on first inner electrode layer adjacent with the first inner electrode layer covers third electrode region, and the projection of another the 3rd inner electrode layer on the second inner electrode layer covers the 6th electrode zone.
Wherein, the first inner electrode layer and the second inner electrode layer are 66, the 3rd inner electrode layer 2, dielectric layer be 133, protective layer 2.Wherein, D1=D2=0.4 millimeter; D3=D6=D9=D11=D17=D18=0.15 millimeter, D4=D8=D10=D13=D19=D20=0.2 millimeter, D5=0.2 millimeter; D7=D12=0.5 millimeter; D14=0.9 millimeter, D15=9 micron, D16=9 micron; D21=0.2 millimeter, the thickness of 2 protective layers is respectively 150 microns.The radius of the fillet of the first region territory and the 4th electrode zone is 0.2 millimeter, the radius of the fillet of the second electrode region and the 5th electrode zone is 0.25 millimeter, and the diameter of first half-round in third electrode region and the second half-round of the 6th electrode zone is 0.1 millimeter.The radius of four fillets of the 3rd inner electrode layer is 0.25 millimeter, and the thickness of the first inner electrode layer and the second inner electrode layer is 1 micron.
Embodiment 2
Prepare multilayer ceramic capacitor
1, by main component be the mixed solvent of the ceramic powder of barium titanate, polyvinyl butyral resin and toluene and ethanol 2:1 mixing by volume, form uniform ceramic size for 10:4:4 mixes also ball milling in mass ratio, adopt the tape casting that this ceramic size curtain coating is formed multiple ceramic membrane;
2, on ceramic membrane, print nickel metal paste, formed after drying multiple be laminated with electrode film in first ceramic membrane, be multiplely laminated with the ceramic membrane of the second inner electrode film and multiple ceramic membrane being laminated with electrode film in the 3rd.
3,47 are laminated with the ceramic membrane of electrode film in first and 46 and are laminated with that the ceramic membrane of the second inner electrode film is alternately laminated obtains first cascade substrate;
4, stacked two ceramic membranes being laminated with third electrode film respectively on two surfaces that first cascade substrate is relative, obtain second layer laminated substrate, stacked 24 ceramic membranes of difference on two surfaces that second layer laminated substrate is relative, then isostatic pressing method pressing is used, each rete is closely bonded, then cut in length and breadth by preliminary dimension, obtain the first cascade body of multiple cuboid shaped like chips;
5, in air atmosphere, multiple first cascade body is heated to 300 DEG C and is incubated 2 hours to get rid of adhesive, again by the reducing atmosphere formed through the nitrogen of humidification and the mist (volume of hydrogen is 0.1% of the volume of nitrogen) of hydrogen, multiple first cascade bodies after getting rid of adhesive are heated to 1200 DEG C and are incubated 2.5 hours sinter, form multiple ceramic main body and be arranged at the multiple electrode layers on multiple ceramic main body respectively, obtain multiple second duplexer;
6, by multiple second duplexer chamfer grinding, the opposite end coated copper metal paste of the second duplexer respectively after each grinding, in nitrogen atmosphere, multiple the second duplexer being coated with copper metal paste is heated to 780 DEG C and is incubated 10 minutes, with sintered copper metal paste, formed and combine closely with ceramic main body respectively and the first end electrode abutted with multiple first inner electrode layer and multiple the second inner electrode layer respectively and the second termination electrode, nickel dam and tin layers on electroplating successively on two termination electrodes respectively, obtaining multiple nominal capacity is 1 μ F, rated voltage is 1812 specifications (long 4.5mm × wide 3.2mm) multilayer ceramic capacitor of 250V.
Each multilayer ceramic capacitor comprises ceramic main body, the first end electrode of the electrode layer being arranged at ceramic main body inside and the opposite end being arranged at ceramic main body respectively and the second termination electrode, ceramic main body comprises the stacked dielectric layer of multiple through-thickness, electrode layer comprises multiple first inner electrode layer, multiple the second inner electrode layer and two the 3rd inner electrode layers, multiple first inner electrode layer and multiple the second inner electrode layer are alternately laminated on multiple dielectric layer and make multiple first inner electrode layer and multiple the second inner electrode interlayer every setting, and multiple first inner electrode layer, multiple the second inner electrode layer and multiple dielectric layer form the lamination unit that two ends are dielectric layer, two the 3rd inner electrode layers are arranged on two dielectric layers of the outermost end of lamination unit respectively, wherein,
First inner electrode layer comprises the first region territory, the second electrode region and two third electrode regions, the one end in the first region territory abuts with first end electrode, the other end extends to lamination unit inside and is connected with the second electrode region, one end away from the first region territory and second termination electrode of the second electrode region are formed with gap, and the width of the second electrode region is less than the width in the first region territory, two third electrode regions are symmetricly set in the both sides of the second electrode region, two third electrode regions respectively with formation gap, the first region territory, and two third electrode regions form gap with the second electrode region respectively,
The second inner electrode layer comprises the 4th electrode zone, 5th electrode zone and two the 6th electrode zones, one end of 4th electrode zone abuts with the second termination electrode, the other end extends to lamination unit inside and is connected with the 5th electrode zone, one end away from the 4th electrode zone and the first end electrode of the 5th electrode zone are formed with gap, and the width of the 5th electrode zone is less than the width of the 4th electrode zone, two the 6th electrode zones are symmetricly set in the both sides of the 5th electrode zone, two the 6th electrode zones form gap with the 4th electrode zone respectively, and two the 6th electrode zones form gap with the 5th electrode zone respectively, two the 3rd inner electrode layers are not all connected with first end electrode and the second termination electrode, and two the 3rd inner electrode layers are adjacent with two the first inner electrode layers respectively, and the projection on the first inner electrode layer covers third electrode region.
Wherein, the first inner electrode layer is 47, and the second inner electrode layer is 46, the 3rd inner electrode layer 2, dielectric layer are 94, protective layer 2.Wherein, D1=D2=0.8 millimeter; D3=D6=D9=D11=D17=D18=0.25 millimeter, D4=D8=D10=D13=D19=0.3 millimeter, D5=0.3 millimeter; D7=D12=1.1 millimeter; D14=1.7 millimeter, D15=19 micron, D16=21 micron; D21=0.3 millimeter, the thickness of 2 protective layers is respectively 200 microns.The radius of the fillet of the first region territory and the 4th electrode zone is 0.3 millimeter, the radius of the fillet of the second electrode region and the 5th electrode zone is 0.4 millimeter, and the diameter of first half-round in third electrode region and the second half-round of the 6th electrode zone is 0.3 millimeter.The radius of four fillets of the 3rd inner electrode layer is 0.35 millimeter, and the thickness of the first inner electrode layer and the second inner electrode layer is 2 microns.
Embodiment 3
Prepare multilayer ceramic capacitor
1, by main component be the mixed solvent of the ceramic powder of barium titanate, polyvinyl butyral resin and toluene and ethanol 1.5:1 mixing by volume, form uniform ceramic size for 10:3:6 mixes also ball milling in mass ratio, adopt the tape casting that this ceramic size curtain coating is formed multiple ceramic membrane;
2, on ceramic membrane, print nickel metal paste, formed after drying multiple be laminated with electrode film in first ceramic membrane, be multiplely laminated with the ceramic membrane of the second inner electrode film and multiple ceramic membrane being laminated with electrode film in the 3rd.
3,22 are laminated with the ceramic membrane of electrode film in first and 22 and are laminated with that the ceramic membrane of the second inner electrode film is alternately laminated obtains first cascade substrate;
4, stacked two ceramic membranes being laminated with third electrode film respectively on two surfaces that first cascade substrate is relative, obtain second layer laminated substrate, stacked 24 ceramic membranes of difference on two surfaces that second layer laminated substrate is relative, then isostatic pressing method pressing is used, each rete is closely bonded, then cut in length and breadth by preliminary dimension, obtain the first cascade body of multiple cuboid shaped like chips;
5, in nitrogen atmosphere, multiple first cascade body is heated to 500 DEG C and is incubated 4 hours to get rid of adhesive, again by the reducing atmosphere formed through the nitrogen of humidification and the mist (volume of hydrogen is 1% of the volume of nitrogen) of hydrogen, multiple first cascade bodies after getting rid of adhesive are heated to 1280 DEG C and are incubated 3 hours sinter, form multiple ceramic main body and be arranged at the multiple electrode layers on multiple ceramic main body respectively, obtain multiple second duplexer;
6, by multiple second duplexer chamfer grinding, the opposite end coated copper metal paste of the second duplexer respectively after each grinding, in nitrogen atmosphere, multiple the second duplexer being coated with copper metal paste is heated to 860 DEG C and is incubated 11 minutes, with sintered copper metal paste, form the first end electrode and the second termination electrode of combining closely with ceramic main body respectively, nickel dam and tin layers on electroplating successively on two termination electrodes respectively, obtaining multiple nominal capacity is 1 μ F, rated voltage is 2225 specifications (long 5.7mm × wide 6.3mm) multilayer ceramic capacitor of 250V.
Each multilayer ceramic capacitor comprises ceramic main body, the first end electrode of the electrode layer being arranged at ceramic main body inside and the opposite end being arranged at ceramic main body respectively and the second termination electrode, ceramic main body comprises the stacked dielectric layer of multiple through-thickness, electrode layer comprises multiple first inner electrode layer, multiple the second inner electrode layer and two the 3rd inner electrode layers, multiple first inner electrode layer and multiple the second inner electrode layer are alternately laminated on multiple dielectric layer and make multiple first inner electrode layer and multiple the second inner electrode interlayer every setting, and multiple first inner electrode layer, multiple the second inner electrode layer and multiple dielectric layer form the lamination unit that two ends are dielectric layer, two the 3rd inner electrode layers are arranged on two dielectric layers of the outermost end of lamination unit respectively, wherein,
First inner electrode layer comprises the first region territory, the second electrode region and two third electrode regions, the one end in the first region territory abuts with first end electrode, the other end extends to lamination unit inside and is connected with the second electrode region, one end away from the first region territory and second termination electrode of the second electrode region are formed with gap, and the width of the second electrode region is less than the width in the first region territory, two third electrode regions are symmetricly set in the both sides of the second electrode region, two third electrode regions respectively with formation gap, the first region territory, and two third electrode regions form gap with the second electrode region respectively,
The second inner electrode layer comprises the 4th electrode zone, 5th electrode zone and two the 6th electrode zones, one end of 4th electrode zone abuts with the second termination electrode, the other end extends to lamination unit inside and is connected with the 5th electrode zone, one end away from the 4th electrode zone and the first end electrode of the 5th electrode zone are formed with gap, and the width of the 5th electrode zone is less than the width of the 4th electrode zone, two the 6th electrode zones are symmetricly set in the both sides of the 5th electrode zone, two the 6th electrode zones form gap with the 4th electrode zone respectively, and two the 6th electrode zones form gap with the 5th electrode zone respectively, two the 3rd inner electrode layers are not all connected with first end electrode and the second termination electrode, one of them the 3rd inner electrode layer is adjacent with the first inner electrode layer, another the 3rd inner electrode layer is adjacent with the second inner electrode layer, the three inner electrode layer projection on first inner electrode layer adjacent with the first inner electrode layer covers third electrode region, and the projection of another the 3rd inner electrode layer on the second inner electrode layer covers the 6th electrode zone.
Wherein, the first inner electrode layer and the second inner electrode layer are 22, the 3rd inner electrode layer 2, dielectric layer be 45, protective layer 2.Wherein, D1=D2=1 millimeter; D3=D6=D9=D11=D17=D18=0.4 millimeter, D4=D8=D10=D13=D19=D20=0.4 millimeter, D5=0.35 millimeter; D7=D12=1.4 millimeter; D14=2.2 millimeter, D15=30 micron, D16=36 micron; D21=0.4 millimeter, the thickness of 2 protective layers is respectively 280 microns.The radius of the fillet of the first region territory and the 4th electrode zone is 0.4 millimeter, the radius of the fillet of the second electrode region and the 5th electrode zone is 0.5 millimeter, and the diameter of first half-round in third electrode region and the second half-round of the 6th electrode zone is 0.4 millimeter.The radius of four fillets of the 3rd inner electrode layer is 0.5 millimeter, and the thickness of the first inner electrode layer and the second inner electrode layer is 1.5 microns.
Comparative example
Prepare multilayer ceramic capacitor
1, by main component be the mixed solvent of the ceramic powder of barium titanate, polyvinyl butyral resin and toluene and ethanol 2:1 mixing by volume, form uniform ceramic size for 10:4:5 mixes also ball milling in mass ratio, adopt the tape casting that this ceramic size curtain coating is formed multiple ceramic membrane;
2, on ceramic membrane, print nickel metal paste, after drying, formation is multiple is laminated with the ceramic membrane of electrode film in first, multiple ceramic membrane being laminated with the second inner electrode film.
3,66 are laminated with the ceramic membrane of electrode film in first and 66 and are laminated with that the ceramic membrane of the second inner electrode film is alternately laminated obtains first cascade substrate;
4, stacked 20 ceramic membranes of difference on two surfaces that first cascade substrate is relative, then use isostatic pressing method pressing, each rete are closely bonded, then cuts in length and breadth by preliminary dimension, obtain the first cascade body of multiple cuboid shaped like chips;
5, in air atmosphere, multiple first cascade body is heated to 250 DEG C and is incubated 3 hours to get rid of adhesive, again by the reducing atmosphere formed through the nitrogen of humidification and the mist (volume of hydrogen is 2% of the volume of nitrogen) of hydrogen, multiple little duplexer after getting rid of adhesive is heated to 1250 DEG C and is incubated 2 hours sinter, form multiple ceramic main body and be arranged at the multiple electrode layers on multiple ceramic main body respectively, obtain multiple second duplexer;
6, by multiple second duplexer chamfer grinding, the opposite end coated copper metal paste of the second duplexer respectively after each grinding, in nitrogen atmosphere, multiple the second duplexer being coated with copper metal paste is heated to 810 DEG C and is incubated 12 minutes, with sintered copper metal paste, formed and combine closely with ceramic main body respectively and the first end electrode abutted with multiple first inner electrode layer and multiple the second inner electrode layer respectively and the second termination electrode, nickel dam and tin layers on electroplating successively on two termination electrodes respectively, obtaining multiple nominal capacity is 1 μ F, rated voltage is 1206 specifications (long 3.2mm × wide 1.6mm) multilayer ceramic capacitor of 100V.
Each multilayer ceramic capacitor comprises ceramic main body, be arranged at the electrode layer of ceramic main body inside and be arranged at the first end electrode of opposite end and second termination electrode of ceramic main body respectively, ceramic main body comprises the stacked dielectric layer of multiple through-thickness, electrode layer comprises multiple first inner electrode layer, multiple the second inner electrode layer, multiple first inner electrode layer and multiple the second inner electrode layer are alternately laminated on multiple dielectric layer and make multiple first inner electrode layer and multiple the second inner electrode interlayer every setting, wherein
Square for such as shown in Fig. 1 (b) of first inner electrode layer, one end of the first inner electrode layer abuts with first end electrode, and the other end extends to lamination unit inside and is formed with gap with the second termination electrode;
Square for such as shown in Fig. 1 (b) of the second inner electrode layer, one end of the second inner electrode layer abuts with the second termination electrode, and the other end extends to lamination unit inside and is formed with gap with first end electrode.
Wherein, the first inner electrode layer and the second inner electrode layer are 66, the 3rd inner electrode layer 2, dielectric layer be 131, protective layer 2.Wherein, the first adjacent inner electrode layer and the distance of the second inner electrode layer are 9 microns, and the thickness of 2 protective layers is respectively 150 microns, and the thickness of the first inner electrode layer and the second inner electrode layer is 1 micron.
The capacity of the multilayer ceramic capacitor of test above-described embodiment 1 ~ embodiment 3 and comparative example and puncture voltage, with HP4278A capacitance meter at 25 DEG C with 1KHz test frequency and 1.0Vrms test voltage test capacity, test puncture voltage with Hi-pot Tester.Test result sees the following form 1.
Table 1 test result
Capacity (μ F) Puncture voltage (V) Puncture voltage average (V)
Embodiment 1 0.96~1.05 640~1030 784
Embodiment 2 0.95~1.08 850~1120 960
Embodiment 3 0.98~1.03 1030~1550 1255
Comparative example 0.96~1.08 510~870 682
As shown in Table 1, the multilayer ceramic capacitor of embodiment 1 ~ embodiment 3 has higher puncture voltage and higher capacity than the multilayer ceramic capacitor of comparative example.
The above embodiment only have expressed several execution mode of the present utility model, and it describes comparatively concrete and detailed, but therefore can not be interpreted as the restriction to the utility model the scope of the claims.It should be pointed out that for the person of ordinary skill of the art, without departing from the concept of the premise utility, can also make some distortion and improvement, these all belong to protection range of the present utility model.Therefore, the protection range of the utility model patent should be as the criterion with claims.

Claims (10)

1. a multilayer ceramic capacitor, it is characterized in that, comprise ceramic main body, the first end electrode of the electrode layer being arranged at described ceramic main body inside and the opposite end being arranged at described ceramic main body respectively and the second termination electrode, described ceramic main body comprises the stacked dielectric layer of multiple through-thickness, described electrode layer comprises multiple first inner electrode layer, multiple the second inner electrode layer and two the 3rd inner electrode layers, described multiple first inner electrode layer and multiple the second inner electrode layer are alternately laminated on described multiple dielectric layer and make described multiple first inner electrode layer and multiple the second inner electrode interlayer every setting, and described multiple first inner electrode layer, multiple the second inner electrode layer and multiple dielectric layer form the lamination unit that two ends are dielectric layer, described two the 3rd inner electrode layers are arranged on two dielectric layers of the outermost end of described lamination unit respectively, wherein,
Described first inner electrode layer comprises the first region territory, the second electrode region and two third electrode regions, the one end in described the first region territory abuts with described first end electrode, the other end extends to described lamination unit inside and is connected with described the second electrode region, described the second electrode region and described second termination electrode are formed with gap, and the width of described the second electrode region is less than the width in described the first region territory, described two third electrode regions are symmetricly set in the both sides of described the second electrode region, and described two third electrode regions respectively with formation gap, described the first region territory, and described two third electrode regions form gap with described the second electrode region respectively,
Described the second inner electrode layer comprises the 4th electrode zone, 5th electrode zone and two the 6th electrode zones, one end of described 4th electrode zone abuts with described second termination electrode, the other end extends to described lamination unit inside and is connected with described 5th electrode zone, described 5th electrode zone and described first end electrode are formed with gap, and the width of described 5th electrode zone is less than the width of described 4th electrode zone, described two the 6th electrode zones are symmetricly set in the both sides of described 5th electrode zone, and described two the 6th electrode zones form gap with described 4th electrode zone respectively, and described two the 6th electrode zones form gap with described 5th electrode zone respectively,
Described two the 3rd inner electrode layers are not all connected with described first end electrode and the second termination electrode, when wherein the 3rd inner electrode layer described in any one is adjacent with described first inner electrode layer, the described three inner electrode layer projection on described first inner electrode layer adjacent with the first inner electrode layer covers described third electrode region, when 3rd inner electrode layer described in any one is adjacent with described the second inner electrode layer, the described three inner electrode layer projection on described the second inner electrode layer adjacent with the second inner electrode layer covers described 6th electrode zone.
2. multilayer ceramic capacitor according to claim 1, it is characterized in that, described ceramic main body is cuboid, described cuboid has first surface, second surface, 3rd surface, 4th surface, 5th surface and the 6th surface, described first surface is parallel with second surface, described 3rd surface is parallel with the 4th surface, described 5th surface is parallel with the 6th surface, described first end electrode comprises first end electrode body, described second termination electrode comprises the second termination electrode main body, described first end electrode body and the second termination electrode main body are arranged on described first surface and second surface respectively, described first surface and second surface are all vertical with the bearing of trend in described the first region territory, described first inner electrode layer, the second inner electrode layer and the 3rd inner electrode layer are all parallel with the 6th surface with described 5th surface, described first end electrode body bends the identical distance of extension one section respectively to described 3rd surface, the 4th surface, the 5th surface with the 6th surface, forms the first extension, described second termination electrode main body bends the identical distance of extension one section respectively to described 3rd surface, the 4th surface, the 5th surface with the 6th surface, forms the second extension, the width of described first extension and the second extension is equal.
3. multilayer ceramic capacitor according to claim 2, it is characterized in that, the shape in described the first region territory is the square of one end rounding, two rounding of angle angles of the one end away from described first end electrode in described the first region territory, the shape of described the second electrode region is the square of one end rounding, one end of the not rounding of described the second electrode region is connected with one end of the rounding in described the first region territory, form type structure, described third electrode region comprises the first square department and is connected to two first half-round being parallel to two limits of described first surface and second surface of described first square department, described first square department to the distance on described 3rd surface equals the distance on described the first region territory to described 3rd surface.
4. multilayer ceramic capacitor according to claim 3, it is characterized in that, the radius of the fillet in described the first region territory is 0.2 millimeter ~ 0.4 millimeter, the radius of the fillet of described the second electrode region is 0.25 millimeter ~ 0.5 millimeter, and the diameter of first half-round in described third electrode region is 0.1 millimeter ~ 0.4 millimeter.
5. multilayer ceramic capacitor according to claim 3, is characterized in that, the tangent line parallel with described second surface to the distance of described second termination electrode main body away from the first half-round of described second termination electrode main body is greater than the width of described second extension.
6. multilayer ceramic capacitor according to claim 3, it is characterized in that, one end away from described second termination electrode main body that the projection on described first inner electrode layer covers the 3rd inner electrode layer in described third electrode region to the distance of described second termination electrode main body is greater than described the second electrode region one end away from described second termination electrode main body to the distance of described second termination electrode main body.
7. multilayer ceramic capacitor according to claim 3, it is characterized in that, the distance between adjacent described first inner electrode layer and the second inner electrode layer is less than or equal to the distance of described 3rd inner electrode layer and adjacent described first inner electrode layer or the second inner electrode layer.
8. multilayer ceramic capacitor according to claim 7, is characterized in that, the distance of described adjacent described first inner electrode layer and the second inner electrode layer is 7 microns ~ 30 microns.
9. multilayer ceramic capacitor according to claim 1, is characterized in that, the shape of described 3rd inner electrode layer is the square of four equal roundings in angle, and the radius of the fillet of described 3rd inner electrode layer is 0.25 millimeter ~ 0.5 millimeter.
10. multilayer ceramic capacitor according to claim 1, is characterized in that, described ceramic main body also comprises two protective layers, and described two protective layers are arranged on described two the 3rd inner electrode layers respectively.
CN201420529181.2U 2014-09-15 2014-09-15 Multilayer ceramic capacitor Expired - Fee Related CN204204639U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201420529181.2U CN204204639U (en) 2014-09-15 2014-09-15 Multilayer ceramic capacitor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201420529181.2U CN204204639U (en) 2014-09-15 2014-09-15 Multilayer ceramic capacitor

Publications (1)

Publication Number Publication Date
CN204204639U true CN204204639U (en) 2015-03-11

Family

ID=52662570

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201420529181.2U Expired - Fee Related CN204204639U (en) 2014-09-15 2014-09-15 Multilayer ceramic capacitor

Country Status (1)

Country Link
CN (1) CN204204639U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104240941A (en) * 2014-09-15 2014-12-24 广东风华高新科技股份有限公司 Multilayer ceramic capacitor

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104240941A (en) * 2014-09-15 2014-12-24 广东风华高新科技股份有限公司 Multilayer ceramic capacitor
CN104240941B (en) * 2014-09-15 2017-03-15 广东风华高新科技股份有限公司 Multilayer ceramic capacitor

Similar Documents

Publication Publication Date Title
US11557433B2 (en) Multilayer ceramic capacitor having certain thickness ratio of external electrode to cover layer
JP4396682B2 (en) Multilayer capacitor and method for manufacturing multilayer capacitor
US20160293332A1 (en) Multilayer ceramic capacitor
KR101474138B1 (en) Multi-layered ceramic electronic component and method of manufacturing the same
KR102018306B1 (en) Multi-layered ceramic capacitor and board for mounting the same
US9240280B2 (en) Multilayer ceramic capacitor and method of manufacturing the same
KR20140106021A (en) Multi-layered ceramic capacitor and manufacturing method of the same
KR20120133716A (en) Multilayer ceramic capacitor
KR20130023612A (en) Multi-layered ceramic electronic parts
KR20130070096A (en) Multilayer ceramic electronic component
KR20190121148A (en) Multilayered capacitor
JP4983873B2 (en) Laminated electronic components
KR20140003001A (en) Multi-layered ceramic electronic parts
KR101452070B1 (en) Multi-layered ceramic capacitor and method of manufacturing the same
KR20140096818A (en) Multilayer capacitor, method of manufacturing thereof, print circuit board having multilayer capacitor and polishing device of multilayer capacitor
KR101422945B1 (en) Multi-layered ceramic capacitor and method of manufacturing the same
CN104240941A (en) Multilayer ceramic capacitor
CN204204639U (en) Multilayer ceramic capacitor
KR20200015103A (en) Multilayered capacitor
JP2017118083A (en) Multilayer ceramic capacitor
KR20150042500A (en) Multi-Layered Ceramic Electronic Component and Manufacturing Method thereof
CN203367017U (en) Multilayer ceramic capacitor
JP2013135179A (en) Multilayer capacitor
KR101853131B1 (en) Multilayer Ceramic Electronic Component
JPH11297508A (en) Laminated ceramic electronic component

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20150311

Termination date: 20210915

CF01 Termination of patent right due to non-payment of annual fee