CN204169869U - A kind of Vltrasonic device - Google Patents
A kind of Vltrasonic device Download PDFInfo
- Publication number
- CN204169869U CN204169869U CN201420631611.1U CN201420631611U CN204169869U CN 204169869 U CN204169869 U CN 204169869U CN 201420631611 U CN201420631611 U CN 201420631611U CN 204169869 U CN204169869 U CN 204169869U
- Authority
- CN
- China
- Prior art keywords
- module
- signal
- signal processing
- processing module
- submodule
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Ultra Sonic Daignosis Equipment (AREA)
Abstract
This utility model embodiment provides a kind of Vltrasonic device, the problem poor with the design extensibility at least solving existing Vltrasonic device, the construction cycle is long.This Vltrasonic device comprises: industrial control system, probe, power supply and ultrasonic signal core, wherein, ultrasonic signal core comprises: core power module, the signal reprocessing module be connected with industrial control system and at least one the front end signal processing module be connected with probe; Front end signal processing module, the array element for M passage is launched ultrasonic pulse and is received ultrasound echo signal, and ultrasound echo signal is sent to signal reprocessing module, M≤32; Signal reprocessing module, for providing clock signal at least one front end signal processing module, and carries out the reprocessing of signal to the ultrasound echo signal that at least one front end signal processing module sends.This utility model relates to medical ultrasound detecting instrument technical field.
Description
Technical field
This utility model relates to medical ultrasound detecting instrument technical field, particularly relates to a kind of Vltrasonic device.
Background technology
Ultrasonic detecting technology, as safest a kind of technology in existing four large medical diagnostic techniqus, can be applicable to the inspection at each position of Whole Body, as inspection, the breast examination and department of obstetrics and gynecology inspection etc. of abdominal organs.
As shown in Figure 1, general Vltrasonic device comprises other ancillary equipment such as ultrasonic signal core, industrial control system, keyboard, display screen, power supply, probe, speaker, trace ball.Wherein, as shown in Figure 2, ultrasonic signal core comprises main control module, ultrasound emission module, ultrasonic echo receiver module and core power module.Main control module is used for that signal processing, signal store temporarily, the control of Signal transmissions and launch and accept, comprise: field programmable gate array (Field-Programmable Gate Array, FPGA), read only memory (Read-OnlyMemory be called for short:, RAM) and clock etc. be called for short: ROM), (Random-Access Memory is called for short: random access memory.Ultrasound emission module, for launching ultrasonic pulse, is realized by the multichannel high-voltage pulse transmitter unit of corresponding array element quantity and multichannel high voltage switch unit.Ultrasonic echo receiver module, for receiving ultrasound echo signal, is realized by the multichannel amplification filtering unit of corresponding array element quantity and multichannel AD conversion unit.Core power module is used for providing different voltage for main control module, ultrasound emission module and ultrasonic echo receiver module, and provides adjustable high pressure for ultrasound emission module, guarantees that the high pressure of the high-voltage pulse launched is adjustable, thus realizes the adjustable of transmitting power.
In prior art, usually main control module, ultrasound emission module, this three partial design of ultrasonic echo receiver module are become an entirety, be referred to as signal processing module.This design is owing to belonging to global design, scheme cannot be expanded after determining again, and cannot be compatible with other product function demands, therefore scheme utilization rate is low, and be such as the scheme of desk-top Vltrasonic device design, generally array element quantity is at 128-256, the chip of the transmitting and receiving that the multichannel unit then on signal processing module needs can be a lot, this just causes this module volume can be huger, and corresponding power supply requirement is also huge, and then is not suitable for ward and makes the rounds of the wards the purposes such as portable; And portable ultrasound device is in order to reduce volume, the array element quantity used is usually few than desk-top Vltrasonic device, generally at 64-128, but due to array element quantity minimizing meeting sacrificial section picture quality, therefore the design of this portable ultrasound device is also not suitable for being applied in desk-top Vltrasonic device.Meanwhile, due to the design of integration, several functions is integrated on one block of large FPGA plate, and debugging complexity is high, and the construction cycle is long, and correspondingly, cost is high.
Utility model content
Embodiment of the present utility model provides a kind of Vltrasonic device, the problem poor with the design extensibility at least solving existing Vltrasonic device, the construction cycle is long.
For achieving the above object, embodiment of the present utility model adopts following technical scheme:
A kind of Vltrasonic device, described Vltrasonic device comprises: industrial control system, probe, power supply and ultrasonic signal core, and described ultrasonic signal core comprises: core power module, the signal reprocessing module be connected with described industrial control system and at least one the front end signal processing module be connected with described probe;
Wherein, described core power module, for providing supply voltage at least one front end signal processing module described and described signal reprocessing module;
Described front end signal processing module, the array element for M passage is launched ultrasonic pulse and is received ultrasound echo signal, and described ultrasound echo signal is sent to described signal reprocessing module, M≤32, and M is positive integer;
Described signal reprocessing module, for providing clock signal at least one front end signal processing module described, and carries out the reprocessing of signal to the described ultrasound echo signal that at least one front end signal processing module described sends.
Based on the above-mentioned Vltrasonic device that this utility model embodiment provides, because the ultrasonic signal core of this Vltrasonic device have employed modular separate design, namely ultrasonic signal core comprises the front end signal processing module of core power module, signal reprocessing module and at least one M passage.By designing the front end signal processing module of one or more M passage, the quantity of front end signal processing module can be increased and decreased, thus realize the variable of front passage number, and then achieve the alternative of different application and the versatility of module.Do not need as Vltrasonic device of the prior art, this three partial design of main control module, ultrasound emission module and ultrasonic echo receiver module is become an entirety, therefore scheme cannot be expanded after determining again, cannot be compatible with other product function demands, and scheme utilization rate is low; Meanwhile, due to the design of integration, several functions is integrated on one block of large FPGA plate, and debugging complexity is high, and the construction cycle is long, and correspondingly, cost is high.The design of the Vltrasonic device that this utility model embodiment provides, in manufacturer as required, application scenarios, cost, after the probe of array number needed for the selecting factors such as structure, only need the quantity selecting front end signal processing module according to array number, the multichannel array element that can realize corresponding probe array number controls, extensibility is better, utilization rate is higher, the R&D cycle of Vltrasonic device can be reduced, also greatly R&D costs can be reduced, and can guarantee that the later stage maintains easily, effectively can promote the application of Vltrasonic device, more healthcare structure are made to use the Vltrasonic device meeting self-demand.
Accompanying drawing explanation
In order to be illustrated more clearly in this utility model embodiment or technical scheme of the prior art, be briefly described to the accompanying drawing used required in embodiment or description of the prior art below, apparently, accompanying drawing in the following describes is only embodiments more of the present utility model, for those of ordinary skill in the art, under the prerequisite not paying creative work, other accompanying drawing can also be obtained according to these accompanying drawings.
Fig. 1 is the structural representation of Vltrasonic device of the prior art;
Fig. 2 is the structural representation of ultrasonic signal core in the Vltrasonic device shown in Fig. 1;
The structural representation of a kind of Vltrasonic device that Fig. 3 provides for this utility model embodiment;
The structural representation of a kind of front end signal processing module that Fig. 4 provides for this utility model embodiment;
The structural representation of a kind of signal reprocessing module that Fig. 5 provides for this utility model embodiment;
The structural representation of a kind of front end signal processing module that Fig. 6 provides for this utility model embodiment and signal reprocessing module;
A kind of pop one's head in change-over panel and probe that Fig. 7 provides for this utility model embodiment, the connection diagram of front end signal processing module.
Detailed description of the invention
Below in conjunction with the accompanying drawing in this utility model embodiment, be clearly and completely described the technical scheme in this utility model embodiment, obviously, described embodiment is only this utility model part embodiment, instead of whole embodiments.Based on the embodiment in this utility model, those of ordinary skill in the art are not making the every other embodiment obtained under creative work prerequisite, all belong to the scope of this utility model protection.
For the ease of the technical scheme of clear description this utility model embodiment, in embodiment of the present utility model, have employed the printed words such as " first ", " second " to distinguish the substantially identical identical entry of function and efficacy or similar item, it will be appreciated by those skilled in the art that the printed words such as " first ", " second " and right quantity and execution order limit.
Embodiment one,
This utility model embodiment provides a kind of Vltrasonic device 3, specifically as shown in Figure 3, comprising: industrial control system 31, probe 32, power supply 33, ultrasonic signal core 34.Wherein, ultrasonic signal core 34 comprises: core power module 341, the signal reprocessing module 342 be connected with industrial control system 31 and at least one the front end signal processing module 343 be connected with probe 32.
Core power module 341, for providing supply voltage at least one front end signal processing module 343 and signal reprocessing module 342.
Front end signal processing module 343, the array element for M passage is launched ultrasonic pulse and is received ultrasound echo signal, and is sent to by ultrasound echo signal signal reprocessing module 342, M≤32, M to be positive integer.
Signal reprocessing module 342, for providing clock signal at least one front end signal processing module 343, and carries out the reprocessing of signal to the ultrasound echo signal that at least one front end signal processing module 343 sends.
It should be noted that, core power module 341 in this utility model embodiment is not identical with power supply 33, power supply 33 distributes for carrying out power supply for whole Vltrasonic device 3, and core power module 341 is for providing supply voltage at least one front end signal processing module 343 and signal reprocessing module 342, such as positive/negative-pressure, high pressure etc.
It should be noted that, in the Vltrasonic device 3 that this utility model embodiment provides, ultrasonic signal core 34 comprises at least one front end signal processing module 343, and wherein, front end signal processing module 343 is made up of M array element passage.That is, this Vltrasonic device 3 can the front end signal processing module 34 of M array element passage be expanded for elementary cell, and realized the control of N*M array element passage by N number of front end signal processing module 34, N is the quantity of at least one front end signal processing module.
Preferably, consider probe 32 is minimum at present array number and the requirement of image image quality, the M in this utility model embodiment is specifically as follows 32, thus the Vltrasonic device that this utility model embodiment provides can form 32*N array element passage.
Consider in the design of Vltrasonic device 3, can as required, the probe 32 of array number needed for the selecting factors such as application scenarios, cost, structure, such as 32 array elements, 64 array elements or 128 array elements etc.And in this utility model embodiment, realize the control of N*M array element passage by N number of front end signal processing module 343.Therefore, in this utility model embodiment, after determining probe number, only need the quantity selecting front end signal processing module 343 according to array number, the multichannel array element that can realize corresponding probe 32 array numbers controls, thus achieves the versatility of module and the alternative of different application.Do not need as in prior art, this three partial design of main control module, ultrasound emission module and ultrasonic echo receiver module is become an entirety, and therefore scheme cannot be expanded after determining again, cannot be compatible with other product function demands, and scheme utilization rate is low; Meanwhile, due to the design of integration, several functions is integrated on one block of large FPGA plate, and debugging complexity is high, and the construction cycle is long, and correspondingly, cost is high.
Exemplary, if the front end signal processing module 343 in this utility model embodiment adopts 32 channels designs, i.e. M=32, when some portable ultrasound device 3 designs, doctor is facilitated to carry to ask, for paying a home visit or the inspection of public ward, in this case not high to image request, only need carry out gross diagnosis for focus, the image of possibility 32 or 64 array element scanning probes just can meet, and therefore only needs 1-2 front end signal processing module 343.And in the application of some portable ultraphonic, if for making a round of visits of some serious symptom wards, need to carry out concrete judgement and comparison to the development of focus, need image more clearly in this case, need 64-128 array element to meet, therefore need 2-4 front end signal processing module 343.And for hospital β-Ultrasound Room use desk-top ultrasonic, for finding focus etc., then needing meticulous image, 4-8 front end signal processing module 343 can be needed in this case.
Further, as shown in Figure 4, front end signal processing module 343, can comprise:
Ultrasound emission submodule 343a, this ultrasound emission submodule 343a comprise M passage high-voltage pulse transmitter unit 343a1 and M passage high voltage switch unit 343a2, and the array element for M passage launches ultrasonic pulse.
Ultrasonic echo receives submodule 343b, and this ultrasonic echo receives submodule 343b and comprises M passage amplification filtering unit 343b1 and M passage AD conversion unit 343b2, and the array element for M passage receives ultrasound echo signal.
First controls submodule 343c, clock signal for providing according to signal reprocessing module 342 controls the launching and receiving of ultrasound emission submodule 343a and ultrasonic echo reception submodule 343b, and the ultrasound echo signal received is sent to signal reprocessing module 342.
Preferably, in this utility model embodiment, ultrasound emission submodule 343a can adopt and be integrated with high-voltage pulse and high-voltage switch gear part, the impulse ejection chip of single 8 passages, and this chip can control 8 array elements simultaneously, and volume is little, controls convenient and simple.
Preferably, in this utility model embodiment, ultrasonic echo reception submodule 343b can adopt and be integrated with all analog signal processing in ultrasonic signal front end and analog digital conversion part, the ultrasonic front end signal process chip of single 8 passages, this chip can control 8 array elements simultaneously, volume is little, controls convenient and simple.In the middle of ultrasonic front end signal process chip, by transmitting/receiving, (transmit/receive is called for short: T/R) switch protection receiving chip, T/R switch is for controlling the launch and accept sense of current.
Preferably, in this utility model embodiment, first controls submodule 343c is specifically as follows FPGA.
It should be noted that, M passage is only adopted because the ultrasound emission submodule 343a in this utility model embodiment and ultrasonic echo receive submodule 343b, M≤32, therefore the FPGA that the first control submodule 343c is corresponding does not need to adopt the chip of door number huge especially can realize receiving ultrasound emission submodule 343a and ultrasonic echo the control of the launching and receiving of submodule 343b, the designing requirement also corresponding reduction of FPGA, debugs also efficiently convenient simultaneously.
Exemplary, if the front end signal processing module 343 in this utility model embodiment adopts 32 channels designs, i.e. M=32, wherein adopt 4 impulse ejection chips, 4 ultrasonic front end signal process chip, then according to the characteristic (such as I/O (Input/Output of chip, be called for short: the I/O) requirement of number of ports), FPGA with 200 I/O can control the launching and receiving that ultrasound emission submodule 343a and ultrasonic echo receive submodule 343b.And the signal processing in early stage concentrates on the time delay of transmitting focusing, and (energy will be got on a point by multiple array element simultaneously, to get to darker point, and make this location point obtain maximum energy back, but because of the cause of array element arrangement, the distance of each array element distance objective point is different, therefore to carry out suitable time delay for each array element, ensure to get to this point all simultaneously) on, therefore this FPGA only needs a small amount of programmable gate number.
Further, as shown in Figure 5, in this utility model embodiment, signal reprocessing module 342, can comprise:
Second controls submodule 342a, for providing clock signal at least one front end signal processing module 343, and the ultrasound echo signal that at least one front end signal processing module 343 sends is carried out to the reprocessing of signal.
Preferably, in this utility model embodiment, second control submodule 342a and first controls submodule 343c and can pass through external memory interface (Externa l Memory Interface, be called for short: EMIF) or high-speed peripheral component interconnect interface (Peripheral ComponentInterconnect Express, be called for short: PCIE) be connected.By this interface, second controls submodule 342a sends the instruction focused on, the amplification after filtering of receiving front-end signal processing module 343 transmission simultaneously and analog-to-digital ultrasound echo signal to front end signal processing module 343.
Wherein, EMIF is a kind of external memory interface, is generally connected with FPGA and makes FPGA platform serve as coprocessor, high-speed data processor or a high speed data transmission interface; PCIE is a kind of serial bus standard, and efficiency of transmission is very high.
It should be noted that, in this utility model embodiment, the second control submodule 342a and first is controlled submodule 343c and can also be connected by other interface mode, and this utility model embodiment does not do concrete restriction to this.
Preferably, in this utility model embodiment, industrial control system 31 can (Universal Serial Bus be called for short: USB) interface controls submodule 342a with second of signal reprocessing module 342 and is connected by PCIE or universal serial bus.
It should be noted that, in this utility model embodiment, industrial control system 31 and second of signal reprocessing module 342 are controlled submodule 342a and can also be connected by other interface mode, and this utility model embodiment does not do concrete restriction to this.
Concrete, under ensureing that at least one front end signal processing module 343 is operated in same clock, second in this utility model embodiment controls submodule 342a, for providing clock signal at least one front end signal processing module 343.Meanwhile, second in this utility model embodiment controls submodule 342a, and the ultrasound echo signal also for sending at least one front end signal processing module 343 carries out the reprocessing of signal, such as carries out focusing on and building original image.
Preferably, in this utility model embodiment, second controls submodule 342a is specifically as follows FPGA.
Exemplary, if the front end signal processing module 343 in this utility model embodiment adopts 32 channels designs, i.e. M=32, then to support that 256 maximum passages need 8 front end signal processing modules 343, the EMIF of a front end signal processing module 343 connects needs 25 I/O, clock needs 2 I/O (LVDS differential lines guarantees signal anti-interference), then 8 front end signal processing modules 343 have needs 216 I/O altogether.Simultaneously, PCIE approximately needs the I/O within 15, add 25 I/O needed for the EMIF interface of signal processing connection RAM, in signal reprocessing module 342 second controls FPGA corresponding to submodule 342a should need the I/O of more than 300 (unnecessary I/O can be used for other and controls, the control etc. of such as some sequential).
Concrete, in this utility model embodiment, core power module 341, for providing supply voltage at least one front end signal processing module 343 and signal reprocessing module 342, comprising:
Core power module 341, for providing positive and negative low-tension supply and positive or negative high voltage regulated power supply at least one front end signal processing module 343, and provides positive and negative low-tension supply for signal reprocessing module 342.
Optionally, as shown in Figure 6, signal reprocessing module 342, also comprises:
LVPS submodule 342b, for powering for the second control submodule 342a, and provides regulated power supply at least one front end signal processing module 342a.
Front end signal processing module 343, also comprises:
Power supply voltage stabilizing submodule 343d, is supplied to the first control submodule 343c, ultrasound emission submodule 343a, ultrasonic echo receives submodule 343b after the voltage for signal reprocessing module being provided carries out dividing potential drop.
Core power module 341, for providing supply voltage at least one front end signal processing module 343 and signal reprocessing module 342, comprising:
Core power module 341, for providing positive or negative high voltage regulated power supply at least one front end signal processing module 343, and provides positive and negative low-tension supply for signal reprocessing module 342.
Concrete, in this utility model embodiment, power supply voltage stabilizing submodule 343d is integrated in front end signal processing module 343, LVPS submodule 342b is integrated in signal reprocessing module 342, by LVPS submodule 342b for each submodule in front end signal processing module 343 provides voltage source, and core power module 341 only provides positive or negative high voltage regulated power supply for front end signal processing module 343, because this reducing the line of core power module 341 and front end signal processing module 343, ensure that the power line that front end signal processing module 343 needs only has one, thus simplify the design of Vltrasonic device 3, accordingly, because wiring quantity reduces, therefore the program decreases the interference between line, improve the reliability of Vltrasonic device.
Concrete, in this utility model embodiment, LVPS submodule 342b can input a regulated power supply (such as 24V) by outside, for the second control submodule 342a provides different voltage.Such as FPGA provides the core voltage of 1V, the components and parts running voltage etc. of 3V; Meanwhile, this LVPS submodule 342b can be at least one front end signal processing module 343 and provides a suitable regulated power supply (such as 12V or 24V).
Preferably, LVPS submodule 342b, also for control core power module 341, controls the amplitude of positive or negative high voltage regulated power supply by core power module.
Further, consider that the probe 32 in current product generally only provides an interface, for the Vltrasonic device of different application, array element port number is different, the quantity of the front end signal processing module 343 therefore needed is not identical yet, therefore, probe 32 is connected after needing the array element combination of channels of at least one front end signal processing module 343 to get up.
That is, in this utility model embodiment, probe 32 can be connected by change-over panel of popping one's head in front end signal processing module 343.
Wherein, one end of probe change-over panel has extendible array element channel interface, for the array element passage of the M passage high voltage switch unit 343a 1 and M passage amplification filtering unit 343 that connect at least one front end signal processing module 343;
The other end of probe change-over panel connects probe 32.
Exemplary, to pop one's head in, 32 and 2 front end signal processing modules 343 are connected to example by probe conversion 35 plate, as shown in Figure 7, probe conversion 35 comprises multiple M array element channel interface 351 and a probe interface 352, wherein, M array element channel interface 351 is connected with the array element passage of M passage amplification filtering unit 343 with the M passage high voltage switch unit 343a1 of front end signal processing module 343, probe interface 352 is connected with probe 32, thus reach the array element combination of channels of 2 front end signal processing modules 343 is got up after connect the object of probe 32.
Above-mentioned probe change-over panel achieves to be expanded array element passage according to the array number demand of the Vltrasonic device 3 of different application or the effect of HardwareUpgring.
It should be noted that, in this utility model embodiment, each module needs to be connected with power line with data wire, and board to board connector also can be adopted to connect, and this utility model embodiment does not do concrete restriction to this.Wherein, as shown in Figure 6, each front end signal processing module 343 at least one front end signal processing module 343 and signal reprocessing module 342 need one group of data wire and one group of power line to be connected, because power line is low-voltage, therefore two groups of lines can be accomplished in a wire harness.Each front end signal processing module 343 at least one front end signal processing module 343 also needs to be connected to obtain high voltage power supply with core power module 341.Signal reprocessing module 342 needs and core power module 341 carries out data cube computation, to facilitate the amplitude controlling high voltage power supply, thus realizes the control of ultrasound emission power.
This utility model embodiment provides a kind of Vltrasonic device, comprise: industrial control system, probe, power supply and ultrasonic signal core, ultrasonic signal core comprises: core power module, the signal reprocessing module be connected with industrial control system and at least one the front end signal processing module be connected with probe; Wherein, core power module, for providing supply voltage at least one front end signal processing module and signal reprocessing module; Front end signal processing module, the array element for M passage is launched ultrasonic pulse and is received ultrasound echo signal, and ultrasound echo signal is sent to signal reprocessing module, M≤32, and M is positive integer; Signal reprocessing module, for providing clock signal at least one front end signal processing module, and carries out the reprocessing of signal to the ultrasound echo signal that at least one front end signal processing module sends.
Based on the above-mentioned Vltrasonic device that this utility model embodiment provides, because the ultrasonic signal core of this Vltrasonic device have employed modular separate design, namely ultrasonic signal core comprises the front end signal processing module of core power module, signal reprocessing module and at least one M passage.By designing the front end signal processing module of one or more M passage, the quantity of front end signal processing module can be increased and decreased, thus realize the variable of front passage number, and then achieve the alternative of different application and the versatility of module.Do not need as Vltrasonic device of the prior art, this three partial design of main control module, ultrasound emission module and ultrasonic echo receiver module is become an entirety, therefore scheme cannot be expanded after determining again, cannot be compatible with other product function demands, and scheme utilization rate is low; Meanwhile, due to the design of integration, several functions is integrated on one block of large FPGA plate, and debugging complexity is high, and the construction cycle is long, and correspondingly, cost is high.The design of the Vltrasonic device that this utility model embodiment provides, in manufacturer as required, application scenarios, cost, after the probe of array number needed for the selecting factors such as structure, only need the quantity selecting front end signal processing module according to array number, the multichannel array element that can realize corresponding probe array number controls, extensibility is better, utilization rate is higher, the R&D cycle of Vltrasonic device can be reduced, also greatly R&D costs can be reduced, and can guarantee that the later stage maintains easily, effectively can promote the application of Vltrasonic device, more healthcare structure are made to use the Vltrasonic device meeting self-demand.
Those skilled in the art can be well understood to, for convenience and simplicity of description, the device of foregoing description, only be illustrated with the division of above-mentioned each functional module, in practical application, can distribute as required and by above-mentioned functions and be completed by different functional modules, the internal structure by device is divided into different functional modules, to complete all or part of function described above.The specific works process of the system of foregoing description, device and unit, with reference to the corresponding process in preceding method embodiment, can not repeat them here.
In several embodiments that the application provides, should be understood that, disclosed system, apparatus and method, can realize by another way.Such as, device embodiment described above is only schematic, such as, the division of described module or unit, be only a kind of logic function to divide, actual can have other dividing mode when realizing, such as multiple unit or assembly can in conjunction with or another system can be integrated into, or some features can be ignored, or do not perform.Another point, shown or discussed coupling each other or direct-coupling or communication connection can be by some interfaces, and the INDIRECT COUPLING of device or unit or communication connection can be electrical, machinery or other form.
The described unit illustrated as separating component or can may not be and physically separates, and the parts as unit display can be or may not be physical location, namely can be positioned at a place, or also can be distributed on multiple NE.Some or all of unit wherein can be selected according to the actual needs to realize the object of the present embodiment scheme.
In addition, each functional unit in each embodiment of this utility model can be integrated in a processing unit, also can be that the independent physics of unit exists, also can two or more unit in a unit integrated.Above-mentioned integrated unit both can adopt the form of hardware to realize, and the form of SFU software functional unit also can be adopted to realize.
If described integrated unit using the form of SFU software functional unit realize and as independently production marketing or use time, can be stored in a computer read/write memory medium.Based on such understanding, the part that the technical solution of the utility model contributes to prior art in essence in other words or all or part of of this technical scheme can embody with the form of software product, this computer software product is stored in a storage medium, comprising some instructions in order to make a computer equipment (can be personal computer, server, or the network equipment etc.) or processor (processor) perform all or part of step of method described in each embodiment of this utility model.And aforesaid storage medium comprises: USB flash disk, portable hard drive, ROM, RAM), magnetic disc or CD etc. various can be program code stored medium.
The above; be only detailed description of the invention of the present utility model; but protection domain of the present utility model is not limited thereto; anyly be familiar with those skilled in the art in the technical scope that this utility model discloses; change can be expected easily or replace, all should be encompassed within protection domain of the present utility model.Therefore, protection domain of the present utility model should be as the criterion with the protection domain of described claim.
Claims (10)
1. a Vltrasonic device, described Vltrasonic device comprises: industrial control system, probe, power supply and ultrasonic signal core, it is characterized in that, described ultrasonic signal core comprises: core power module, the signal reprocessing module be connected with described industrial control system and at least one the front end signal processing module be connected with described probe;
Wherein, described core power module, for providing supply voltage at least one front end signal processing module described and described signal reprocessing module;
Described front end signal processing module, the array element for M passage is launched ultrasonic pulse and is received ultrasound echo signal, and described ultrasound echo signal is sent to described signal reprocessing module, M≤32, and M is positive integer;
Described signal reprocessing module, for providing clock signal at least one front end signal processing module described, and carries out the reprocessing of signal to the described ultrasound echo signal that at least one front end signal processing module described sends.
2. Vltrasonic device according to claim 1, is characterized in that, described front end signal processing module comprises:
Ultrasound emission submodule, described ultrasound emission submodule comprises M passage high-voltage pulse transmitter unit and M passage high voltage switch unit, and the array element for M passage launches ultrasonic pulse;
Ultrasonic echo receives submodule, and described ultrasonic echo receives submodule and comprises M passage amplification filtering unit and M passage AD conversion unit, and the array element for M passage receives ultrasound echo signal;
First controls submodule, clock signal for providing according to described signal reprocessing module controls the launching and receiving of described ultrasound emission submodule and described ultrasonic echo reception submodule, and the described ultrasound echo signal received is sent to signal reprocessing module.
3. Vltrasonic device according to claim 2, is characterized in that, described signal reprocessing module comprises:
Second controls submodule, for providing clock signal at least one front end signal processing module described, and the described ultrasound echo signal that at least one front end signal processing module described sends is carried out to the reprocessing of signal.
4. Vltrasonic device according to claim 3, is characterized in that, described core power module, for providing supply voltage at least one front end signal processing module described and described signal reprocessing module, comprising:
Described core power module, for providing positive and negative low-tension supply and positive or negative high voltage regulated power supply at least one front end signal processing module described, and provides positive and negative low-tension supply for described signal reprocessing module.
5. Vltrasonic device according to claim 3, is characterized in that, described signal reprocessing module, also comprises:
LVPS submodule, for controlling submodule and power for described second, and provides regulated power supply at least one front end signal processing module described;
Described front end signal processing module also comprises:
Power supply voltage stabilizing submodule, is supplied to described first and controls submodule, described ultrasound emission submodule and described ultrasonic echo reception submodule after the voltage for described signal reprocessing module being provided carries out dividing potential drop;
Described core power module, for providing supply voltage at least one front end signal processing module described and described signal reprocessing module, comprising:
Described core power module, for providing positive or negative high voltage regulated power supply at least one front end signal processing module described, and provides positive and negative low-tension supply for described signal reprocessing module.
6. Vltrasonic device according to claim 5, is characterized in that, described LVPS submodule, also for controlling described core power module, is controlled the amplitude of described positive or negative high voltage regulated power supply by described core power module.
7. the Vltrasonic device according to any one of claim 2-6, is characterized in that, described probe is connected by change-over panel of popping one's head in at least one front end signal processing module described;
Wherein, one end of described probe change-over panel has extendible array element channel interface, for connecting the described M passage high voltage switch unit of at least one front end signal processing module and the array element passage of M passage amplification filtering unit;
The other end of described probe change-over panel connects described probe.
8. the Vltrasonic device according to any one of claim 3-6, is characterized in that, described industrial control system controls submodule by high-speed peripheral component interconnect interface PCIE or serial bus USB interface with second of described signal reprocessing module and is connected.
9. the Vltrasonic device according to any one of claim 3-6, is characterized in that, described second control submodule and described first is controlled submodule and is connected by external memory interface EMIF or PCIE.
10. the Vltrasonic device according to any one of claim 3-6, is characterized in that, described first control submodule and described second controls submodule and is specially on-site programmable gate array FPGA.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420631611.1U CN204169869U (en) | 2014-10-28 | 2014-10-28 | A kind of Vltrasonic device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420631611.1U CN204169869U (en) | 2014-10-28 | 2014-10-28 | A kind of Vltrasonic device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN204169869U true CN204169869U (en) | 2015-02-25 |
Family
ID=52558717
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201420631611.1U Expired - Fee Related CN204169869U (en) | 2014-10-28 | 2014-10-28 | A kind of Vltrasonic device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN204169869U (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104306024A (en) * | 2014-10-28 | 2015-01-28 | 青岛海信医疗设备股份有限公司 | Ultrasonic device |
| CN105249991A (en) * | 2015-10-08 | 2016-01-20 | 北京汇影互联科技有限公司 | Super-wide linear array probe and ultrasonic imaging apparatus |
| CN105976323A (en) * | 2016-05-16 | 2016-09-28 | 汕头市超声仪器研究所有限公司 | Image processing method for palm color Doppler ultrasound |
-
2014
- 2014-10-28 CN CN201420631611.1U patent/CN204169869U/en not_active Expired - Fee Related
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104306024A (en) * | 2014-10-28 | 2015-01-28 | 青岛海信医疗设备股份有限公司 | Ultrasonic device |
| WO2016065766A1 (en) * | 2014-10-28 | 2016-05-06 | 青岛海信医疗设备股份有限公司 | Ultrasonic device |
| CN105249991A (en) * | 2015-10-08 | 2016-01-20 | 北京汇影互联科技有限公司 | Super-wide linear array probe and ultrasonic imaging apparatus |
| CN105976323A (en) * | 2016-05-16 | 2016-09-28 | 汕头市超声仪器研究所有限公司 | Image processing method for palm color Doppler ultrasound |
| CN105976323B (en) * | 2016-05-16 | 2019-04-23 | 汕头市超声仪器研究所有限公司 | A kind of palm color ultrasonic image processing method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104306024A (en) | Ultrasonic device | |
| CN204169869U (en) | A kind of Vltrasonic device | |
| JPS58169663A (en) | Array processor device | |
| CN101237365B (en) | EDA network testing system and testing method | |
| CN102999642A (en) | Multifunctional data acquisition card | |
| CN105559825A (en) | Receiving front-end device of ultrasonic imaging system | |
| WO2020168853A1 (en) | Ultrasound imaging apparatus | |
| CN114996067A (en) | Configuration method and device of sequence generator suitable for chip verification | |
| CN103654843A (en) | Ultrasound diagnostic device and method and system for communication interface configuration of ultrasound diagnostic device | |
| CN104678809A (en) | Universal sensor control equipment and system | |
| US20190298307A1 (en) | Expansion module for ultrasound system | |
| US7479781B2 (en) | System and method for testing a link control card | |
| CN113536716A (en) | SOC system verification method and device, computer equipment and readable storage medium | |
| CN204423022U (en) | Can general purpose transducer opertaing device and system | |
| CN107153376A (en) | A kind of electronic controller | |
| JP3967149B2 (en) | Ultrasonic diagnostic equipment | |
| CN112559437A (en) | Debugging unit and processor | |
| JPH01501103A (en) | Device and method for guiding response signals from equipment | |
| CN112461932B (en) | Object scanning method, device and storage medium | |
| CN2935267Y (en) | Development checking apparatus of universal chip | |
| CN205322360U (en) | End device before ultrasonic imaging system receives | |
| CN106650006B (en) | Debugging method and system of programmable logic device and electronic design automation terminal | |
| CN210990377U (en) | Ultrasonic probe docking station realized by adopting high-voltage switch | |
| CN104461995A (en) | Intermediate-frequency signal panel with memory function | |
| CN220139727U (en) | Multi-channel acoustic array driving device based on LVDS |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20150225 Termination date: 20191028 |