CN204008941U - Multicore cable terminal compression joint quality precise detection device - Google Patents

Multicore cable terminal compression joint quality precise detection device Download PDF

Info

Publication number
CN204008941U
CN204008941U CN201420342062.6U CN201420342062U CN204008941U CN 204008941 U CN204008941 U CN 204008941U CN 201420342062 U CN201420342062 U CN 201420342062U CN 204008941 U CN204008941 U CN 204008941U
Authority
CN
China
Prior art keywords
circuit
resistance
connect
triode
control circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201420342062.6U
Other languages
Chinese (zh)
Inventor
丛迎九
鲁凤莲
吴希杰
王亚盛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Weihai Vocational College
Original Assignee
Weihai Vocational College
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Weihai Vocational College filed Critical Weihai Vocational College
Priority to CN201420342062.6U priority Critical patent/CN204008941U/en
Application granted granted Critical
Publication of CN204008941U publication Critical patent/CN204008941U/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)

Abstract

The utility model discloses a kind of multicore cable terminal compression joint quality precise detection device, described device comprises: detection speed control circuit, described detection speed control circuit is connected with detection sequential control circuit, described detection sequential control circuit is connected with open circuit dislocation testing circuit, and described open circuit dislocation testing circuit judges that with fault warning circuit is connected; Described detection sequential control circuit is also connected compared with amplifying circuit with sampling ratio, described sampling ratio is connected with A/D analog to digital conversion circuit compared with amplifying circuit, described A/D analog to digital conversion circuit is connected with storage/count control circuit and CPU processing unit respectively, described storage/count control circuit is connected with CPU processing unit and LCD MODULE respectively, and described CPU processing unit is connected with LCD MODULE.The beneficial effects of the utility model: can carry out automatic precision to faults such as the open circuit after multicore cable crimp type terminals more than 8 heart yearns, dislocation, crimping resistance are overproof and detect and judge.

Description

Multicore cable terminal compression joint quality precise detection device
Technical field
The utility model relates to a kind of multicore cable terminal compression joint quality precise detection device.
Background technology
At present, the pressure size of domestic existing cable terminal crimp quality Main Basis crimp head is controlled, and judges terminal compression joint quality by detected pressures.Detect for high current power cable terminal crimp quality, adopt optical image technology to analyze terminal after crimping and the cross-section image at line junction surface carries out manual analysis judgement.The cable terminal crimp quality that these quality determining methods are suitable for 1～4 core thick line footpath detects.And for the detection of the cable for digital communication terminal compression joint quality of 8～128 cores, adopt pressure detection, cross-section image to detect to carry out efficiency very low, and due to very thin (0.4mm or 0.5mm) of wire diameter in cable for digital communication, it is larger that pressure detection and cross-section image detect error., for the cable for digital communication terminal compression joint quality problems of 32 more core 0.4mm wire diameters of consumption, analyze and research for this reason, designed and developed a kind of multicore cable terminal compression joint quality precision detecting instrument.
According to national automobile industry standard " QC/T29106-2004 low tension cables for automobiles bundle technical conditions " regulation terminal compression joint site voltage, index is fallen: electricity Ya Jiang≤3mV (sectional area of wire 0.5mm 2, test current 5A) ,≤5mV (sectional area of wire 0.75mm 2, test current 10A) He≤8mV (sectional area of wire 1.0mm 2, test current 15A) etc. 7 kinds of situations, can estimate telecommunication cable terminal compression joint site voltage Jiang Ying≤2mV (sectional area of wire 0.125mm 2, wire diameter 0.4mm, test current 0.2A), be equivalent to press connecting resistance≤1.5m Ω.
Regulation in GJB " GJB1216-91 electric connector contact generic specification ", the touch voltage Jiang≤54mV (28 wire gauge wire diameter 0.376mm, test current 1.5A) of A type silver-plated copper wire, is equivalent to Jie electric shock Zu≤36m Ω.
The resistance calculated value of the copper conductor of wire diameter 0.4mm is 139.33m Ω/m.Due to the impact of the technical factor such as copper material purity, wire diameter consistance, the Standard General Gui that dispatches from the factory of telecommunication cable producer is Dinged Wei≤148m Ω/m.
In existing multicore cable terminal compression joint quality device for fast detecting and method, owing to leaving the fluctuation space of 0.102V to terminal compression joint quality, that is: in the time that cable length is maximal value (40m), the equivalent resistance R after terminal compression joint twhen exceeding standard value 8 Ω and being less than 10.2 Ω, still may be judged as certified products, and can not measure the concrete equivalent resistance numerical value of each root heart yearn.If because cable applications requires to need accurately to measure the equivalent resistance of every heart yearn, determine whether that with this while there is quality fault, method for quick just cannot meet the demands.
Utility model content
The purpose of this utility model is exactly in order to address the above problem, a kind of multicore cable terminal compression joint quality precise detection device is provided, and it has advantages of can to the open circuit after multicore cable crimp type terminals more than 8 heart yearns, dislocation, crimping resistance be overproof etc., fault be carried out automatic fast detecting judgement.
To achieve these goals, the utility model adopts following technical scheme:
A kind of multicore cable terminal compression joint quality precise detection device, comprise: detection speed control circuit, described detection speed control circuit is connected with detection sequential control circuit, described detection sequential control circuit is connected with open circuit dislocation testing circuit, and described open circuit dislocation testing circuit judges that with fault warning circuit is connected; Described detection sequential control circuit is also connected compared with amplifying circuit with sampling ratio, described sampling ratio is connected with A/D analog to digital conversion circuit compared with amplifying circuit, described A/D analog to digital conversion circuit is connected with storage/count control circuit and CPU processing unit respectively, described storage/count control circuit is connected with CPU processing unit and LCD MODULE respectively, and described CPU processing unit is connected with LCD MODULE.
Described open circuit dislocation testing circuit comprises: constant current source I s, described constant current source I sone end and power supply V cconnect described constant current source constant current source I sother one end by slide rheostat R 1be connected with 32 heart yearns, described each with slide rheostat R 1on the heart yearn connecting, be all provided with successively resistance R ci, and light emitting diode D ci, described light emitting diode D cipositive pole and resistance R ciconnect described light emitting diode D cinegative pole all by connect successively with door IC 1iwith light emitting diode D oiwith resistance R 2one end connect, described resistance R 2other one end and fault judge triode T in warning circuit 2base stage T 2bend links together, to control triode T 2conducting or cut-off, described light emitting diode D oipositive pole with door IC 1ioutput terminal connect, described with door an IC 1itwo input ends respectively with Q iwith light emitting diode D cinegative pole connect, wherein, i=1,2 ..., 32; When detection, the crimp type terminal of detected cable one end inserts in cable socket Connecter-A and forms firmly and connect.
Described detection sequential control circuit comprises: when detection, the crimp type terminal of the detected cable other end inserts in cable socket Connecter-B and forms firmly and connect, and each heart yearn in 32 heart yearns of cable is by triode T biwith d type flip flop IC 30iconnect d type flip flop IC 30iwith input end 1D and Sheffer stroke gate IC 21output terminal connect, described Sheffer stroke gate IC 21input end T 1ejudge triode T in warning circuit with fault 1emitter T 1econnect described triode T bibase stage pass through resistance R biwith d type flip flop IC 30ioutput terminal connect, described triode T bibase stage also pass through resistance R biwith diode D bipositive pole connect, diode D binegative pole and fault judge triode T in warning circuit 1base stage T 1bconnect described diode D bipositive pole with pass through resistance R biwith triode T bibase stage connect, described triode T bicollector be connected with each heart yearn of cable by cable socket Connecter-B, described triode T biemitter pass through resistance R eibe connected with ground; The 32nd triode T b32also resistance R of collector 3with light emitting diode D 1negative pole connect, light emitting diode D 1positive pole connect power supply V cc; Described d type flip flop IC 301output terminal and d type flip flop IC 302input end 1D connects, and the non-output terminal of 32 d type flip flops connects together, and the pulse control end CP of 32 d type flip flops links together and is connected with the output terminal CP of IC7 in detection speed control circuit.
Described fault judges that warning circuit comprises: triode T 1, triode T 2, triode T 3, resistance R 4, resistance R 5, resistance R 6, resistance R 7, capacitor C 1, capacitor C 2, hummer HA, Sheffer stroke gate IC 22, Sheffer stroke gate IC 23, Sheffer stroke gate IC 24; Described triode T 1base stage T 1bwith diode D in detection sequential control circuit oinegative pole T 1bconnect described triode T 1emitter T 1ewith Sheffer stroke gate IC in detection sequential control circuit 21input end T 1econnect described triode T 1collector and power supply V ccconnect described triode T 1emitter T 1ealso pass through resistance R 7ground connection;
Triode T 2base stage T 2bend passes through capacitor C 2ground connection, triode T 2base stage T 2bend also with open circuit dislocation testing circuit in resistance R 2t 2bend connects; Triode T 2collector connect power supply V cc; Triode T 2emitter pass through resistance R 6ground connection; Resistance R 5first end meet respectively triode T 2emitter and Sheffer stroke gate IC 22two input ends; Resistance R 5other one end connecting triode T 3base stage; One end of hummer HA connects power supply V cc; Other one end connecting triode T of hummer HA 3collector, triode T 3grounded emitter; Resistance R 4a termination power V cc, resistance R 4the other end pass through capacitor C 1ground connection;
Described Sheffer stroke gate IC 22two input end parallel connections after be connected with the emitter of triode T2, Sheffer stroke gate IC 22output terminal and Sheffer stroke gate IC 23input end connect, Sheffer stroke gate IC 23another input end and Sheffer stroke gate IC 24output terminal connect, Sheffer stroke gate IC 23output terminal and Sheffer stroke gate IC 24input end connect, Sheffer stroke gate IC 24another input end respectively and resistance R 4, capacitor C 1connect; Sheffer stroke gate IC 24output terminal R dwith IC in detection speed control circuit 7r dconnect.
Described sampling ratio comprises compared with amplifying circuit: 32 operational amplifier IC 200-IC 231, the in-phase input end of each operational amplifier passes through respectively resistance R a0-R a31the corresponding A that is connected to cable socket Connecter-A in open circuit dislocation testing circuit in order 1-A 32end, the inverting input of each operational amplifier passes through respectively resistance R b0-R b31the corresponding B that detects cable socket Connecter-B in sequential control circuit that is connected in order 1-B 32end, the output terminal of each operational amplifier passes through respectively capacitor C 10-C 131ground connection, the output terminal of each operational amplifier also passes through respectively resistance R f0-R f31be connected with the reverse input end of self, the in-phase input end of described operational amplifier also passes through respectively resistance R 10-R 131ground connection; Operational amplifier IC 200-IC 207output terminal V 0-V 7respectively with A/D analog to digital conversion circuit in IC 2v 0-V 7port connects, operational amplifier IC 208-IC 215output terminal V 8-V 15respectively with A/D analog to digital conversion circuit in IC 2v 0-V 7port connects, operational amplifier IC 216-IC 223output terminal V 16-V 23respectively with A/D analog to digital conversion circuit in IC 2v 0-V 7port connects, operational amplifier IC 224-IC 231output terminal V 24-V 31respectively with A/D analog to digital conversion circuit in IC 2v 0-V 7port connects.
Described A/D analog to digital conversion circuit and described CPU processing unit comprise: modulus conversion chip IC 2, singlechip chip IC 3, not gate IC 4, Sheffer stroke gate IC 5, Sheffer stroke gate IC 6composition.
Described singlechip chip IC 3p1.0 end respectively with Sheffer stroke gate IC 5input end and Sheffer stroke gate IC 6input end connect, singlechip chip IC 3p1.0 end also with detection speed control circuit in IC 7output terminal CP connect, Sheffer stroke gate IC 5another input end respectively with modulus conversion chip IC 2sTART end and ALE hold and be connected, Sheffer stroke gate IC 5output terminal and singlechip chip end connects, Sheffer stroke gate IC 6another input end and singlechip chip IC 3's end connects, Sheffer stroke gate IC 6output terminal and modulus conversion chip IC 2oUT end connect, modulus conversion chip IC 2eOC end and not gate IC 4input end connect, not gate IC 4output terminal and singlechip chip end connects;
Described singlechip chip IC 3xTAL1 end respectively with capacitor C 5one end be connected with one end of quartz crystal unit X, singlechip chip IC 3xTAL2 end respectively with capacitor C 4one end be connected with the other end of quartz crystal unit X, capacitor C 4the other end and capacitor C 5the other end be connected and ground connection; Singlechip chip IC 3p1.7 end and resistance R 8one end connect, described resistance R 8other one end pass through capacitor C 3meet power supply V cC, described resistance R 8also ground connection of other one end, singlechip chip IC 3's end passes through resistance R 9meet power supply V cC, singlechip chip IC 3v cCtermination power, singlechip chip IC 3gND end ground connection, singlechip chip IC 3's iC in end and storage/count control circuit 9aLE end connect;
Described modulus conversion chip IC 2v cCall connect power supply with VREF+ port, modulus conversion chip IC 2gND port ground connection, modulus conversion chip IC 2vREF-meet 0V, modulus conversion chip IC 2aDDA, ADDB, ADDC IC in corresponding and storage/count control circuit respectively 8q0, Q1, Q2 port connect, modulus conversion chip IC 22 -1-2 -8end respectively with singlechip chip IC 3corresponding connection of P0.0-P0.7, modulus conversion chip IC 22 -1-2 -8end respectively with storage/count control circuit in IC 9corresponding connection of D0-D7.
Described modulus conversion chip IC 2in IN0-IN7 end respectively with described sampling ratio compared with the output terminal V of operational amplifier in amplifying circuit 0-V 7connect, simulating signal is converted into 8 bit digital output signals, and by modulus conversion chip IC 2in 2 -1-2 -8hold correspondence respectively to send singlechip chip IC to 3d0-D7 port and storage/count control circuit in IC 9d0-D7 port.32 road analog output signals need 4 modulus conversion chips to carry out analog to digital conversion altogether; Singlechip chip IC 3p0.0～P0.7 port process after receiving 8 position digital signals of modulus conversion chip output, and result is outputed to latch IC in storage/count control circuit 9interior for subsequent use.
Described storage/count control circuit comprises: counter IC 8with latch IC 9, latch IC 9d0-D7 port respectively with singlechip chip IC 3p0.0～P0.7 port and modulus conversion chip IC 2corresponding connection of D0-D7, counter IC 8cP end hold and be connected with the OUT of IC7 in detection speed control circuit, counter IC 8output terminals A DDA, ADDB and ADDC respectively with modulus conversion chip IC 2corresponding connection of ADDA, ADDB and ADDC, counter IC 8output terminals A DDA and latch IC 9q0 end connect, counter IC 8output terminals A DDB and latch IC 9q1 end connect, counter IC 8output terminals A DDC and latch IC 9q2 end connect, counter IC under the control of CP pulse signal 8hold 8 count signals of output scale-of-two by Q0-Q2.
Described detection speed control circuit comprises: 555 IC circuit 7, resistance R 10, variable resistor R 11, capacitor C 6and capacitor C 7;
555 IC circuit 7vCC termination power, 555 IC circuit 7v cOend passes through capacitor C 7ground connection, 555 IC circuit 7d iSCend respectively with resistance R 10with variable resistor R 11one end connect, resistance R 10another termination power, variable resistor R 11the other end respectively with capacitor C 6one end, 555 IC circuit 7tR end and 555 IC circuit 7tH end connect, capacitor C 6other end ground connection, 555 IC circuit 7eND end ground connection;
555 IC circuit 7in R dend judges the Sheffer stroke gate IC in warning circuit with fault 24output terminal connect, 555 IC circuit 7oUT end respectively with storage/count control circuit in IC 8cP end, A/D analog to digital conversion circuit in singlechip chip IC 3p1.0 port, the CP end that detects d type flip flop in sequential control circuit connect, synchronous clock control signal is provided.
Described LCD MODULE comprises: 12864 type LCD MODULE J1, resistance R 12and resistance R 13.
The VDD welding system power supply V of LCD MODULE J1 cC, the V of LCD MODULE J1 sSwelding system ground.The BD0-BD7 of LCD MODULE J1 and singlechip chip IC 3corresponding connection of P0.0～P0.7 port, CS1, the CS2 of LCD MODULE J1, RSTB respectively with singlechip chip IC 3p1.2, P1.3 be connected with P1.4 port, D/I, the R/W of LCD MODULE J1, E end respectively with singlechip chip IC 3p1.5, P1.6 be connected with P1.7 port, the BLE of LCD MODULE J1 end is connected with the P3.7 port of single-chip microcomputer IC3, the V0 of LCD MODULE J1 holds respectively and resistance R 12, resistance R 13one end connect, resistance R 13other end ground connection, resistance R 12the VOUT end of the other end and LCD MODULE J1 be connected.
Under the coordination control of chip selection signal CS1, CS2, read-write R/W, data direction signal D/I, LCD MODULE J1 receives instruction and the digital signal from 8 bit parallel transmission of singlechip chip.The BLE pin of LCD MODULE J1 connects backlight electric power, and LCD MODULE is according to singlechip chip IC 3command request show respectively the equivalent resistance of 32 road cable cores, and whether meet the code requirement state arranging.
The beneficial effects of the utility model:
1, can to the open circuit after multicore cable crimp type terminals more than 8 heart yearns, dislocation, crimping resistance be overproof etc., fault be carried out automatic fast detecting judgement.
2, can detect the actual equivalent resistance of every heart yearn, and show by LCDs.
3, can between 0.05～0.5 second, set the detection time of each heart yearn.
4, while finding quality fault in testing process, stop detecting concurrent photoelectric display alarm, photoelectric display alarm is corresponding with the heart yearn that quality fault occurs, and liquid crystal display shows the heart yearn equivalent resistance detecting simultaneously.
5, be applicable to that cable terminal crimp quality is relatively unstable, development test, to detecting in the higher situation of heart yearn crimping equivalent resistance accuracy requirement, detection speed is relatively slow.
Brief description of the drawings
Fig. 1 is the equivalent resistance of test loop;
Fig. 2 is testing circuit structural drawing;
Fig. 3 is open circuit dislocation testing circuit schematic diagram;
Fig. 4 is for detecting sequential control circuit schematic diagram;
Fig. 5 is that fault judges warning circuit schematic diagram;
Fig. 6 is sampling amplification circuit schematic diagram;
Fig. 7 is A/D analog to digital conversion circuit figure;
Fig. 8 is detection speed control circuit;
Fig. 9 is storage and count control circuit circuit diagram;
Figure 10 is that LCD MODULE is shown circuit diagram;
Wherein, 1, detection speed control circuit, 2, detect sequential control circuit, 3, open circuit dislocation testing circuit, 4, sampling ratio is compared with amplifying circuit, and 5, CPU processing unit, 6, fault judges warning circuit, 7, A/D analog to digital conversion circuit, 8, storage/count control circuit, 9, LCD MODULE.
Embodiment
Below in conjunction with accompanying drawing and embodiment, the utility model is described in further detail.
As shown in Figure 2, a kind of multicore cable terminal compression joint quality precise detection device, comprise: detection speed control circuit 1, described detection speed control circuit 1 is connected with detection sequential control circuit 2, described detection sequential control circuit 2 is connected with open circuit dislocation testing circuit 3, and described open circuit dislocation testing circuit 3 judges that with fault warning circuit 6 is connected; Described detection sequential control circuit 2 is also connected compared with amplifying circuit 4 with sampling ratio, described sampling ratio is connected with A/D analog to digital conversion circuit 7 compared with amplifying circuit 4, described A/D analog to digital conversion circuit 7 is connected with storage/count control circuit 8 and CPU processing unit 5 respectively, described storage/count control circuit 8 is connected with CPU processing unit 5 and LCD MODULE 9 respectively, and described CPU processing unit 5 is connected with LCD MODULE 9.
As shown in Figure 3, described open circuit dislocation testing circuit 3 comprises: constant current source I s, described constant current source I sone end and power supply V cconnect described constant current source constant current source I sother one end by slide rheostat R 1be connected with 32 heart yearns, described each with slide rheostat R 1on the heart yearn connecting, be all provided with successively resistance R ci, and light emitting diode D ci, described light emitting diode D cipositive pole and resistance R ciconnect described light emitting diode D cinegative pole all by connect successively with door IC 1iwith light emitting diode D oiwith resistance R 2one end connect, described resistance R 2other one end and fault judge triode T in warning circuit 6 2base stage T 2bend links together, to control triode T 2conducting or cut-off, described light emitting diode D oipositive pole with door IC 1ioutput terminal connect, described with door an IC 1itwo input ends respectively with Q iwith light emitting diode D cinegative pole connect, wherein, i=1,2 ..., 32; When detection, the crimp type terminal of detected cable one end inserts in cable socket Connecter-A and forms firmly and connect.
As shown in Figure 4, described detection sequential control circuit 2 comprises: when detection, the crimp type terminal of the detected cable other end inserts in cable socket Connecter-B and forms firmly and connect, and each heart yearn in 32 heart yearns of cable is by triode T biwith d type flip flop IC 30iconnect d type flip flop IC 30iwith input end 1D and Sheffer stroke gate IC 21output terminal connect, described Sheffer stroke gate IC 21input end T 1ejudge triode T in warning circuit 6 with fault 1emitter T 1econnect described triode T bibase stage pass through resistance R biwith d type flip flop IC 30ioutput terminal connect, described triode T bibase stage also pass through resistance R biwith diode D bipositive pole connect, diode D binegative pole and fault judge triode T in warning circuit 6 1base stage T 1bconnect described diode D bipositive pole with pass through resistance R biwith triode T bibase stage connect, described triode T bicollector be connected with each heart yearn of cable by cable socket Connecter-B, described triode T biemitter pass through resistance R eibe connected with ground; The 32nd triode T b32also resistance R of collector 3with light emitting diode D 1negative pole connect, light emitting diode D 1positive pole connect power supply V cc; Described d type flip flop IC 301output terminal and d type flip flop IC 302input end 1D connects, and the non-output terminal of 32 d type flip flops connects together, and the pulse control end CP of 32 d type flip flops links together and is connected with the output terminal CP of IC7 in detection speed control circuit 1.
As shown in Figure 5, described fault judges that warning circuit 6 comprises: triode T 1, triode T 2, triode T 3, resistance R 4, resistance R 5, resistance R 6, resistance R 7, capacitor C 1, capacitor C 2, hummer HA, Sheffer stroke gate IC 22, Sheffer stroke gate IC 23, Sheffer stroke gate IC 24; Described triode T 1base stage T 1bwith diode D in detection sequential control circuit 2 oinegative pole T 1bconnect described triode T 1emitter T 1ewith Sheffer stroke gate IC in detection sequential control circuit 2 21input end T 1econnect described triode T 1collector and power supply V ccconnect described triode T 1emitter T 1ealso pass through resistance R 7ground connection;
Triode T 2base stage T 2bend passes through capacitor C 2ground connection, triode T 2base stage T 2bend also with open circuit dislocation testing circuit 3 in resistance R 2t 2bend connects; Triode T 2collector connect power supply V cc; Triode T 2emitter pass through resistance R 6ground connection; Resistance R 5first end meet respectively triode T 2emitter and Sheffer stroke gate IC 22two input ends; Resistance R 5other one end connecting triode T 3base stage; One end of hummer HA connects power supply V cc; Other one end connecting triode T of hummer HA 3collector, triode T 3grounded emitter; Resistance R 4a termination power V cc, resistance R 4the other end pass through capacitor C 1ground connection;
Described Sheffer stroke gate IC 22two input end parallel connections after be connected with the emitter of triode T2, Sheffer stroke gate IC 22output terminal and Sheffer stroke gate IC 23input end connect, Sheffer stroke gate IC 23another input end and Sheffer stroke gate IC 24output terminal connect, Sheffer stroke gate IC 23output terminal and Sheffer stroke gate IC 24input end connect, Sheffer stroke gate IC 24another input end respectively and resistance R 4, capacitor C 1connect; Sheffer stroke gate IC 24output terminal R dwith IC in detection speed control circuit 1 7r dconnect.
As shown in Figure 6, described sampling ratio comprises compared with amplifying circuit 4: 32 operational amplifier IC 200-IC 231, the in-phase input end of each operational amplifier passes through respectively resistance R a0-R a31the corresponding A that is connected to cable socket Connecter-A in open circuit dislocation testing circuit 3 in order 1-A 32end, the inverting input of each operational amplifier passes through respectively resistance R b0-R b31the corresponding B that detects cable socket Connecter-B in sequential control circuit 2 that is connected in order 1-B 32end, the output terminal of each operational amplifier passes through respectively capacitor C 10-C 131ground connection, the output terminal of each operational amplifier also passes through respectively resistance R f0-R f31be connected with the reverse input end of self, the in-phase input end of described operational amplifier also passes through respectively resistance R 10-R 131ground connection; Operational amplifier IC 200-IC 207output terminal V 0-V 7respectively with A/D analog to digital conversion circuit 7 in IC 2v 0-V 7port connects, operational amplifier IC 208-IC 215output terminal V 8-V 15respectively with A/D analog to digital conversion circuit 7 in IC 2v 0-V 7port connects, operational amplifier IC 216-IC 223output terminal V 16-V 23respectively with A/D analog to digital conversion circuit 7 in IC 2v 0-V 7port connects, operational amplifier IC 224-IC 231output terminal V 24-V 31respectively with A/D analog to digital conversion circuit 7 in IC 2v 0-V 7port connects.
As shown in Figure 7, described A/D analog to digital conversion circuit 7 comprises with described CPU processing unit 5: modulus conversion chip IC 2, singlechip chip IC 3, not gate IC 4, Sheffer stroke gate IC 5, Sheffer stroke gate IC 6composition.
Described singlechip chip IC 3p1.0 end respectively with Sheffer stroke gate IC 5input end and Sheffer stroke gate IC 6input end connect, singlechip chip IC 3p1.0 end also with detection speed control circuit 1 in IC 7output terminal CP connect, Sheffer stroke gate IC 5another input end respectively with modulus conversion chip IC 2sTART end and ALE hold and be connected, Sheffer stroke gate IC 5output terminal and singlechip chip end connects, Sheffer stroke gate IC 6another input end and singlechip chip IC 3's end connects, Sheffer stroke gate IC 6output terminal and modulus conversion chip IC 2oUT end connect, modulus conversion chip IC 2eOC end and not gate IC 4input end connect, not gate IC 4output terminal and singlechip chip end connects;
Described singlechip chip IC 3xTAL1 end respectively with capacitor C 5one end be connected with one end of quartz crystal unit X, singlechip chip IC 3xTAL2 end respectively with capacitor C 4one end be connected with the other end of quartz crystal unit X, capacitor C 4the other end and capacitor C 5the other end be connected and ground connection; Singlechip chip IC 3p1.7 end and resistance R 8one end connect, described resistance R 8other one end pass through capacitor C 3meet power supply V cC, described resistance R 8also ground connection of other one end, singlechip chip IC 3's end passes through resistance R 9meet power supply V cC, singlechip chip IC 3v cCtermination power, singlechip chip IC 3gND end ground connection, singlechip chip IC 3's iC in end and storage/count control circuit 8 9aLE end connect;
Described modulus conversion chip IC 2v cCall connect power supply with VREF+ port, modulus conversion chip IC 2gND port ground connection, modulus conversion chip IC 2vREF-meet 0V, modulus conversion chip IC 2aDDA, ADDB, ADDC IC in corresponding and storage/count control circuit 8 respectively 8q0, Q1, Q2 port connect, modulus conversion chip IC 22 -1-2 -8end respectively with singlechip chip IC 3corresponding connection of P0.0-P0.7, modulus conversion chip IC 22 -1-2 -8end respectively with storage/count control circuit 8 in IC 9corresponding connection of D0-D7.
Described modulus conversion chip IC 2in IN0-IN7 end respectively with described sampling ratio compared with the output terminal V of operational amplifier in amplifying circuit 4 0-V 7connect, simulating signal is converted into 8 bit digital output signals, and by modulus conversion chip IC 2in 2 -1-2 -8hold correspondence respectively to send singlechip chip IC to 3d0-D7 port and storage/count control circuit 8 in IC 9d0-D7 port.32 road analog output signals need 4 modulus conversion chips to carry out analog to digital conversion altogether; Singlechip chip IC 3p0.0～P0.7 port process after receiving 8 position digital signals of modulus conversion chip output, and result is outputed to latch IC in storage/count control circuit 8 9interior for subsequent use.
As shown in Figure 9, described storage/count control circuit 8 comprises: counter IC 8with latch IC 9, latch IC 9d0-D7 port respectively with singlechip chip IC 3p0.0～P0.7 port and modulus conversion chip IC 2corresponding connection of D0-D7, counter IC 8cP end hold and be connected with the OUT of IC7 in detection speed control circuit 1, counter IC 8output terminals A DDA, ADDB and ADDC respectively with modulus conversion chip IC 2corresponding connection of ADDA, ADDB and ADDC, counter IC 8output terminals A DDA and latch IC 9q0 end connect, counter IC 8output terminals A DDB and latch IC 9q1 end connect, counter IC 8output terminals A DDC and latch IC 9q2 end connect, counter IC under the control of CP pulse signal 8hold 8 count signals of output scale-of-two by Q0-Q2.
As shown in Figure 8, described detection speed control circuit 1 comprises: 555 IC circuit 7, resistance R 10, variable resistor R 11, capacitor C 6and capacitor C 7;
555 IC circuit 7vCC termination power, 555 IC circuit 7v cOend passes through capacitor C 7ground connection, 555 IC circuit 7d iSCend respectively with resistance R 10with variable resistor R 11one end connect, resistance R 10another termination power, variable resistor R 11the other end respectively with capacitor C 6one end, 555 IC circuit 7tR end and 555 IC circuit 7tH end connect, capacitor C 6other end ground connection, 555 IC circuit 7eND end ground connection;
555 IC circuit 7in R dend judges the Sheffer stroke gate IC in warning circuit 6 with fault 24output terminal connect, 555 IC circuit 7oUT end respectively with storage/count control circuit 8 in IC 8cP end, A/D analog to digital conversion circuit 7 in singlechip chip IC 3p1.0 port, the CP end that detects d type flip flop in sequential control circuit 2 connect, synchronous clock control signal is provided.
As shown in figure 10, described LCD MODULE 9 comprises: 12864 type LCD MODULE J1, resistance R 12and resistance R 13.
The VDD welding system power supply V of LCD MODULE J1 cC, the V of LCD MODULE J1 sSwelding system ground.The BD0-BD7 of LCD MODULE J1 and singlechip chip IC 3corresponding connection of P0.0～P0.7 port, CS1, the CS2 of LCD MODULE J1, RSTB respectively with singlechip chip IC 3p1.2, P1.3 be connected with P1.4 port, D/I, the R/W of LCD MODULE J1, E end respectively with singlechip chip IC 3p1.5, P1.6 be connected with P1.7 port, the BLE of LCD MODULE J1 end is connected with the P3.7 port of single-chip microcomputer IC3, the V0 of LCD MODULE J1 holds respectively and resistance R 12, resistance R 13one end connect, resistance R 13other end ground connection, resistance R 12the VOUT end of the other end and LCD MODULE J1 be connected.
Under the coordination control of chip selection signal CS1, CS2, read-write R/W, data direction signal D/I, LCD MODULE J1 receives instruction and the digital signal from 8 bit parallel transmission of singlechip chip.The BLE pin of LCD MODULE J1 connects backlight electric power, and LCD MODULE is according to singlechip chip IC 3command request show respectively the equivalent resistance of 32 road cable cores, and whether meet the code requirement state arranging.
Impedance analysis after telecommunication cable terminal compression joint
In enterprise practical technological design, carry out cutting according to 2 times of demand cable length, then the crimp type terminal respectively at two ends, requires terminal numbering corresponding one by one.After terminal compression joint, two terminals are plugged on terminal base and measure respectively.The equivalent resistance of its test loop is illustrated in fig. 1 shown below:
In Fig. 1, R t1the contact resistance after terminal and socket are pegged graft, R t2the crimping resistance after terminal and copper cash crimping, R t3the resistance of cable copper cash, R tit is the total equivalent resistance of test loop.
Because 32 core cable for digital communication use conventionally in digital SPC exchange machine room, according to different machine room layout requirements, its unit cable length is commonly used within the scope of 2～20m, and double length is 4～40m.Therefore it is as shown in the table for the maximum resistance that, test cable allows after crimp type terminal.
Known by above-mentioned analysis, need the cable equiva lent impedance wider range detecting, between 667～6670m Ω, and design loss requirement in digital signal communication according to cable core crimping apparatus, technology level and cable when detecting instrument, we determine taking equivalent resistance 8 Ω as benchmark.It is defective exceeding 8 Ω, and heart yearn open circuit, dislocation equivalent resistance in period are more than 30M Ω conventionally, are far longer than 8 Ω.
The mass defect of cable after crimping
Mass defect after cable terminal crimping is divided into electrical characteristics defect and the large class of open defect two.Electrical characteristics defect comprises resistance value R texceed standard-required, the reason of generation has three aspects:
(1) after terminal grafting, contact resistance is overproof.The number of cables of measuring due to every day is a lot, and terminal socket is after repeated multiple times plug, and elastic sheet metal produces mechanical fatigue, and elasticity coefficient reduces, and causes that contact resistance is overproof.
(2) terminal compression joint resistance is overproof.The one, the pressure during because of crimping is inadequate, wire is not compressed and causes crimp type terminal overproof.The 2nd, because the crimping position defect (oxidation, distortion, dirt etc.) of wire or terminal causes.
(3) cable copper conductor resistance is overproof.In cable, copper conductor purity does not reach standard-required, wire diameter is less than nominal value or local damage etc. and all can causes that conductor resistance increases.
So, only take pressure detection or optical detection, be difficult to by whole electrical characteristics defect inspections out.
Open defect after crimping is less to quality relative effect, generally takes visual or checks with amplifier, and this class defect generally can not occur in technology ensuring situation.
In Fig. 2, speed detection control, detection sequential control, open circuit dislocation detection, selection of reference frame control, fault judge that warning circuit 6 forms fast detecting unit.Sampling ratio is amplified, A/D analog to digital conversion, CPU are processed, storage/counting is controlled, LCD MODULE forms accurate detecting unit.
Known according to Fig. 3 to Figure 10 circuit working principle, the cable two-terminal (public affairs) after crimping is inserted in respectively to A socket and the B socket of tester.
Reliability design analysis
In fast detecting process, determine that the key components of detecting reliability has two groups.Wherein, R b1～R b32, R e1～R e32, T b1～T b32, IC 301～IC 332correlation parameter error size to triode T bbase stage in the time of high level, can enter state of saturation, ensure V cES≤ 0.1V is most important, R 1, I s, R c1～R c32, D c1～D c32, IC 101～IC 132correlation parameter error has determined IC 101～IC 132input end A 1～A 32can low level reliable.
Design constant current source I sprovide the working current of 10 ± 0.5mA, triode T bselect 2N9014, its V cESbase stage input current Ying≤1mA when≤0.1 ± 0.05V.R b1～R b32=2.1K Ω ± 5%, R e1～R e32=33 Ω ± 5%, IC 301～IC 332the d type flip flop of selecting TTL structure, it exports minimum high level is 3.8V, output current is 1～6mA.I belectric current can obtain by calculating following formula.
I b = V Q - V bes - I e R e R b
Application worst case design and above-mentioned formula can obtain base current minimum value I bminfor:
I b min = 3.8 - 0.7 - 10.5 × 34.65 × 10 - 3 2.205 × 10 3 = 1.24 ( mA ) Visible I bminbe greater than 1mA, can ensure triode T in the time of minimum high level voltage b1～T b32be in state of saturation and V ces≤ 0.1V, saturation voltage drop test condition is I c=10mA, I b=1mA, H fe≤ 80.
In the time of testing circuit and terminal conducting, should ensure IC 101～IC 132input end A 1～A 32level V a≤ 0.7V, may cause IC if exceed 0.7V 101～IC 132output terminal is that high level produces erroneous judgement.V acan be calculated by following formula.
V A＝V ces+I e·(R e+R T)
Application worst case design and formula can obtain V amaximal value V amaxfor:
V amax=0.15+10.5 × (34.65+8) × 10 -3=0.598 (V) V amaxbe less than 0.7V, can ensure that cable terminal crimp quality meets detected passing through under standard-required prerequisite.
The accurate erroneous judgement problem that solves that detects.According to technical standard requirement, for different length cable, standard equivalent resistance R is set t, the A in Fig. 1 1～A 32with the B in Fig. 2 1～B 32point is corresponding sample respectively, analytical calculation R tnumerical value, it is qualified to determine whether with this.As fruit dot V a>0.7V directly judges defective according to rapid detection program.The maximum direct current equivalent resistance that can determine permission according to relevant national standard and cable length, wire diameter etc. can calculate with following formula:
R T＝2×(R T1+R T2)+R T3
Be 0.4mm copper core cable for wire diameter, R t1=36m Ω, R t2=1.5m Ω, the R that 4m～40m is corresponding t3=592～5920m Ω.By the above formula, R tspan be 667～6670m Ω.When design, consider according to 500～8000m Ω.
The accurate sample circuit that detects is made up of jointly Fig. 3, Fig. 4 and Fig. 6.
In Fig. 2, Fig. 3, in the time that quality fault is not opened a way, misplaced to cable, A 0～A 31the cable equivalent resistance R of end twhen≤8000m Ω, to A 0～A 31end respectively sampling carries out precision measurement.Considering IC 100～IC 131in input end low level Ying≤0.7V and Fig. 2, under operation amplifier amplifier input sensitivity compatible context, get constant current source I soutput current be 10 ± 0.5mA, R e1～R e32=33 Ω ± 5%, V cES≤ 0.1 ± 0.05V.Analyzed from Fig. 2, Fig. 3:
V A＝I S·(R T+R e)+V ces
V B＝I S·R e+V ces
Therefore can calculate V asampling span is 0.353～0.598V, V bsampling span be 0.348～0.384V.In Fig. 6, select OPA335 operational amplifier, its input voltage range is 0～3V (when single power supply) for this reason, maximum input offset voltage 5 μ V.Operational amplifier output voltage V in Fig. 6 0～V 31can be calculated by following formula.
V = R B + R f R B · ( R 1 · V A R A + R 1 - R f · V B R B + R f )
Because the maximum input offset current of OPA335 is 70pA, in design, control maximum input current between 0.1～1mA, select R a=R b=2k Ω ± 5%, R 1=R f=33k Ω ± 5%, voltage gain is 16.5, output voltage range 0～3.6V.
In Fig. 7, the analog-to-digital input end IN0-IN7 of A/D change-over circuit respectively with Fig. 6 in the output terminal V of operational amplifier 0～V 7connect, simulating signal is converted into 8 bit digital output signals, and sends D0～D7 port of single-chip microcomputer to, carry out analytic operation by single-chip microcomputer.32 road analog output signals need 4 analog to digital conversion circuits to carry out analog to digital conversion altogether.After 8 position digital signals of single-chip microcomputer P0.0～P0.7 port reception analog to digital conversion output, carry out analytic operation, and operation result is outputed in 74LS373 latch for subsequent use.
Storage designs as shown in Figure 9 with count control circuit.In figure, the D0-D7 port of 74LS373 latch is connection corresponding to single-chip microcomputer in Fig. 7 and analog-to-digital D0-D7 respectively, and 74LS163 forms 8 digit counters, and its output terminals A DDA～ADDC is connection corresponding to analog-to-digital ADDA～ADDC in Fig. 7 respectively.By counter synchronisation control analog to digital conversion, data storage and analytical calculation.
Standard equivalent resistance is determined
After terminal compression joint the standard value of cable equivalent resistance because of cable length different variant.Can adopt standard value and the two kinds of methods of the value of settling the standard automatically of presetting.Be 0.4mm copper core cable to wire diameter, set in advance standard value R t standardcan calculate according to the following formula:
R t standard=75+148L
In formula, L is cable length, the m of unit, R t standardunit be m Ω.
Automatically the value of settling the standard method be with normal process in steady quality situation, using the cable of the crimp type terminal of first inspection as sample, 32 heart yearn equivalent resistances are carried out automatically detecting contrast, choose minimum value wherein, be then multiplied by coefficient 1.05 as standard value.
Batch detection result
Respectively to the cable of 6 meters and 20 meters crimp type terminals totally 238 carry out precision detect, it is as shown in the table for testing result.
Detect discovery, R by precision ton average meet standard-required.The disqualification rate of 6m cable is that the disqualification rate of 9.41%, 20m cable is 13.73%.Overproof underproof 29 cables are carried out to dissection and analysis, find that contact resistance exceeds standard 14, crimping resistance exceeds standard 9, and cable resistance exceeds standard 6.Analyze by the reason producing that equivalent resistance is exceeded standard, specific aim is formulated after process modification measure, is less than 1.1% through the accurate disqualification rate that detects, and can meet quality of production requirement.
By reference to the accompanying drawings embodiment of the present utility model is described although above-mentioned; but the not restriction to the utility model protection domain; one of ordinary skill in the art should be understood that; on the basis of the technical solution of the utility model, those skilled in the art do not need to pay various amendments that creative work can make or distortion still in protection domain of the present utility model.

Claims (9)

1. a multicore cable terminal compression joint quality precise detection device, it is characterized in that, comprise: detection speed control circuit, described detection speed control circuit is connected with detection sequential control circuit, described detection sequential control circuit is connected with open circuit dislocation testing circuit, and described open circuit dislocation testing circuit judges that with fault warning circuit is connected; Described detection sequential control circuit is also connected compared with amplifying circuit with sampling ratio, described sampling ratio is connected with A/D analog to digital conversion circuit compared with amplifying circuit, described A/D analog to digital conversion circuit is connected with storage/count control circuit and CPU processing unit respectively, described storage/count control circuit is connected with CPU processing unit and LCD MODULE respectively, and described CPU processing unit is connected with LCD MODULE.
2. a kind of multicore cable terminal compression joint quality precise detection device as claimed in claim 1, is characterized in that, described open circuit dislocation testing circuit comprises: constant current source I s, described constant current source I sone end and power supply V cconnect described constant current source constant current source I sother one end by slide rheostat R 1be connected with 32 heart yearns, described each with slide rheostat R 1on the heart yearn connecting, be all provided with successively resistance R ci, and light emitting diode D ci, described light emitting diode D cipositive pole and resistance R ciconnect described light emitting diode D cinegative pole all by connect successively with door IC 1iwith light emitting diode D oiwith resistance R 2one end connect, described resistance R 2other one end and fault judge triode T in warning circuit 2base stage T 2bend links together, to control triode T 2conducting or cut-off, described light emitting diode D oipositive pole with door IC 1ioutput terminal connect, described with door an IC 1itwo input ends respectively with Q iwith light emitting diode D cinegative pole connect, wherein, i=1,2 ..., 32; When detection, the crimp type terminal of detected cable one end inserts in cable socket Connecter-A and forms firmly and connect.
3. a kind of multicore cable terminal compression joint quality precise detection device as claimed in claim 1, it is characterized in that, described detection sequential control circuit comprises: when detection, the crimp type terminal of the detected cable other end inserts in cable socket Connecter-B and forms firmly and connect, and each heart yearn in 32 heart yearns of cable is by triode T biwith d type flip flop IC 30iconnect d type flip flop IC 30iwith input end 1D and Sheffer stroke gate IC 21output terminal connect, described Sheffer stroke gate IC 21input end T 1ejudge triode T in warning circuit with fault 1emitter T 1econnect described triode T bibase stage pass through resistance R biwith d type flip flop IC 30ioutput terminal connect, described triode T bibase stage also pass through resistance R biwith diode D bipositive pole connect, diode D binegative pole and fault judge triode T in warning circuit 1base stage T 1bconnect described diode D bipositive pole with pass through resistance R biwith triode T bibase stage connect, described triode T bicollector be connected with each heart yearn of cable by cable socket Connecter-B, described triode T biemitter pass through resistance R eibe connected with ground; The 32nd triode T b32also resistance R of collector 3with light emitting diode D 1negative pole connect, light emitting diode D 1positive pole connect power supply V cc; Described d type flip flop IC 301output terminal and d type flip flop IC 302input end 1D connects, and the non-output terminal of 32 d type flip flops connects together, and the pulse control end CP of 32 d type flip flops links together and is connected with the output terminal CP of IC7 in detection speed control circuit.
4. a kind of multicore cable terminal compression joint quality precise detection device as claimed in claim 1, is characterized in that, described fault judges that warning circuit comprises: triode T 1, triode T 2, triode T 3, resistance R 4, resistance R 5, resistance R 6, resistance R 7, capacitor C 1, capacitor C 2, hummer HA, Sheffer stroke gate IC 22, Sheffer stroke gate IC 23, Sheffer stroke gate IC 24; Described triode T 1base stage T 1bwith diode D in detection sequential control circuit oinegative pole T 1bconnect described triode T 1emitter T 1ewith Sheffer stroke gate IC in detection sequential control circuit 21input end T 1econnect described triode T 1collector and power supply V ccconnect described triode T 1emitter T 1ealso pass through resistance R 7ground connection;
Triode T 2base stage T 2bend passes through capacitor C 2ground connection, triode T 2base stage T 2bend also with open circuit dislocation testing circuit in resistance R 2t 2bend connects; Triode T 2collector connect power supply V cc; Triode T 2emitter pass through resistance R 6ground connection; Resistance R 5first end meet respectively triode T 2emitter and Sheffer stroke gate IC 22two input ends; Resistance R 5other one end connecting triode T 3base stage; One end of hummer HA connects power supply V cc; Other one end connecting triode T of hummer HA 3collector, triode T 3grounded emitter; Resistance R 4a termination power V cc, resistance R 4the other end pass through capacitor C 1ground connection;
Described Sheffer stroke gate IC 22two input end parallel connections after be connected with the emitter of triode T2, Sheffer stroke gate IC 22output terminal and Sheffer stroke gate IC 23input end connect, Sheffer stroke gate IC 23another input end and Sheffer stroke gate IC 24output terminal connect, Sheffer stroke gate IC 23output terminal and Sheffer stroke gate IC 24input end connect, Sheffer stroke gate IC 24another input end respectively and resistance R 4, capacitor C 1connect; Sheffer stroke gate IC 24output terminal R dwith IC in detection speed control circuit 7r dconnect.
5. a kind of multicore cable terminal compression joint quality precise detection device as claimed in claim 1, is characterized in that, described sampling ratio comprises compared with amplifying circuit: 32 operational amplifier IC 200-IC 231, the in-phase input end of each operational amplifier passes through respectively resistance R a0-R a31the corresponding A that is connected to cable socket Connecter-A in open circuit dislocation testing circuit in order 1-A 32end, the inverting input of each operational amplifier passes through respectively resistance R b0-R b31the corresponding B that detects cable socket Connecter-B in sequential control circuit that is connected in order 1-B 32end, the output terminal of each operational amplifier passes through respectively capacitor C 10-C 131ground connection, the output terminal of each operational amplifier also passes through respectively resistance R f0-R f31be connected with the reverse input end of self, the in-phase input end of described operational amplifier also passes through respectively resistance R 10-R 131ground connection; Operational amplifier IC 200-IC 207output terminal V 0-V 7respectively with A/D analog to digital conversion circuit in IC 2v 0-V 7port connects, operational amplifier IC 208-IC 215output terminal V 8-V 15respectively with A/D analog to digital conversion circuit in IC 2v 0-V 7port connects, operational amplifier IC 216-IC 223output terminal V 16-V 23respectively with A/D analog to digital conversion circuit in IC 2v 0-V 7port connects, operational amplifier IC 224-IC 231output terminal V 24-V 31respectively with A/D analog to digital conversion circuit in IC 2v 0-V 7port connects.
6. a kind of multicore cable terminal compression joint quality precise detection device as claimed in claim 1, is characterized in that, described A/D analog to digital conversion circuit and described CPU processing unit comprise: modulus conversion chip IC 2, singlechip chip IC 3, not gate IC 4, Sheffer stroke gate IC 5, Sheffer stroke gate IC 6composition;
Described singlechip chip IC 3p1.0 end respectively with Sheffer stroke gate IC 5input end and Sheffer stroke gate IC 6input end connect, singlechip chip IC 3p1.0 end also with detection speed control circuit in IC 7output terminal CP connect, Sheffer stroke gate IC 5another input end respectively with modulus conversion chip IC 2sTART end and ALE hold and be connected, Sheffer stroke gate IC 5output terminal and singlechip chip end connects, Sheffer stroke gate IC 6another input end and singlechip chip IC 3's end connects, Sheffer stroke gate IC 6output terminal and modulus conversion chip IC 2oUT end connect, modulus conversion chip IC 2eOC end and not gate IC 4input end connect, not gate IC 4output terminal and singlechip chip end connects;
Described singlechip chip IC 3xTAL1 end respectively with capacitor C 5one end be connected with one end of quartz crystal unit X, singlechip chip IC 3xTAL2 end respectively with capacitor C 4one end be connected with the other end of quartz crystal unit X, capacitor C 4the other end and capacitor C 5the other end be connected and ground connection; Singlechip chip IC 3p1.7 end and resistance R 8one end connect, described resistance R 8other one end pass through capacitor C 3meet power supply V cC, described resistance R 8also ground connection of other one end, singlechip chip IC 3's end passes through resistance R 9meet power supply V cC, singlechip chip IC 3v cCtermination power, singlechip chip IC 3gND end ground connection, singlechip chip IC 3's iC in end and storage/count control circuit 9aLE end connect;
Described modulus conversion chip IC 2v cCall connect power supply with VREF+ port, modulus conversion chip IC 2gND port ground connection, modulus conversion chip IC 2vREF-meet 0V, modulus conversion chip IC 2aDDA, ADDB, ADDC IC in corresponding and storage/count control circuit respectively 8q0, Q1, Q2 port connect, modulus conversion chip IC 22 -1-2 -8end respectively with singlechip chip IC 3corresponding connection of P0.0-P0.7, modulus conversion chip IC 22 -1-2 -8end respectively with storage/count control circuit in IC 9corresponding connection of D0-D7;
Described modulus conversion chip IC 2in IN0-IN7 end respectively with described sampling ratio compared with the output terminal V of operational amplifier in amplifying circuit 0-V 7connect, simulating signal is converted into 8 bit digital output signals, and by modulus conversion chip IC 2in 2 -1-2 -8hold correspondence respectively to send singlechip chip IC to 3d0-D7 port and storage/count control circuit in IC 9d0-D7 port; 32 road analog output signals need 4 modulus conversion chips to carry out analog to digital conversion altogether; Singlechip chip IC 3p0.0～P0.7 port process after receiving 8 position digital signals of modulus conversion chip output, and result is outputed to latch IC in storage/count control circuit 9interior for subsequent use.
7. a kind of multicore cable terminal compression joint quality precise detection device as claimed in claim 1, is characterized in that, described storage/count control circuit comprises: counter IC 8with latch IC 9, latch IC 9d0-D7 port respectively with singlechip chip IC 3p0.0～P0.7 port and modulus conversion chip IC 2corresponding connection of D0-D7, counter IC 8cP end hold and be connected with the OUT of IC7 in detection speed control circuit, counter IC 8output terminals A DDA, ADDB and ADDC respectively with modulus conversion chip IC 2corresponding connection of ADDA, ADDB and ADDC, counter IC 8output terminals A DDA and latch IC 9q0 end connect, counter IC 8output terminals A DDB and latch IC 9q1 end connect, counter IC 8output terminals A DDC and latch IC 9q2 end connect, counter IC under the control of CP pulse signal 8hold 8 count signals of output scale-of-two by Q0-Q2.
8. a kind of multicore cable terminal compression joint quality precise detection device as claimed in claim 1, is characterized in that, described detection speed control circuit comprises: 555 IC circuit 7, resistance R 10, variable resistor R 11, capacitor C 6and capacitor C 7;
555 IC circuit 7vCC termination power, 555 IC circuit 7v cOend passes through capacitor C 7ground connection, 555 IC circuit 7d iSCend respectively with resistance R 10with variable resistor R 11one end connect, resistance R 10another termination power, variable resistor R 11the other end respectively with capacitor C 6one end, 555 IC circuit 7tR end and 555 IC circuit 7tH end connect, capacitor C 6other end ground connection, 555 IC circuit 7eND end ground connection;
555 IC circuit 7in R dend judges the Sheffer stroke gate IC in warning circuit with fault 24output terminal connect, 555 IC circuit 7oUT end respectively with storage/count control circuit in IC 8cP end, A/D analog to digital conversion circuit in singlechip chip IC 3p1.0 port, the CP end that detects d type flip flop in sequential control circuit connect, synchronous clock control signal is provided.
9. a kind of multicore cable terminal compression joint quality precise detection device as claimed in claim 1, is characterized in that, described LCD MODULE comprises: 12864 type LCD MODULE J1, resistance R 12and resistance R 13;
The VDD welding system power supply V of LCD MODULE J1 cC, the V of LCD MODULE J1 sSwelding system ground; The BD0-BD7 of LCD MODULE J1 and singlechip chip IC 3corresponding connection of P0.0～P0.7 port, CS1, the CS2 of LCD MODULE J1, RSTB respectively with singlechip chip IC 3p1.2, P1.3 be connected with P1.4 port, D/I, the R/W of LCD MODULE J1, E end respectively with singlechip chip IC 3p1.5, P1.6 be connected with P1.7 port, the BLE of LCD MODULE J1 end is connected with the P3.7 port of single-chip microcomputer IC3, the V0 of LCD MODULE J1 holds respectively and resistance R 12, resistance R 13one end connect, resistance R 13other end ground connection, resistance R 12the VOUT end of the other end and LCD MODULE J1 be connected.
CN201420342062.6U 2014-06-24 2014-06-24 Multicore cable terminal compression joint quality precise detection device Expired - Fee Related CN204008941U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201420342062.6U CN204008941U (en) 2014-06-24 2014-06-24 Multicore cable terminal compression joint quality precise detection device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201420342062.6U CN204008941U (en) 2014-06-24 2014-06-24 Multicore cable terminal compression joint quality precise detection device

Publications (1)

Publication Number Publication Date
CN204008941U true CN204008941U (en) 2014-12-10

Family

ID=52048919

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201420342062.6U Expired - Fee Related CN204008941U (en) 2014-06-24 2014-06-24 Multicore cable terminal compression joint quality precise detection device

Country Status (1)

Country Link
CN (1) CN204008941U (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104035000A (en) * 2014-06-24 2014-09-10 威海职业学院 Precision detection device and method for multi-core cable terminal crimping quality
CN112946536A (en) * 2021-01-29 2021-06-11 广州国显科技有限公司 Crimping detection device and detection method
CN117269851A (en) * 2023-11-16 2023-12-22 江苏兴缘高温线缆有限公司 Terminal grafting detection device

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104035000A (en) * 2014-06-24 2014-09-10 威海职业学院 Precision detection device and method for multi-core cable terminal crimping quality
CN112946536A (en) * 2021-01-29 2021-06-11 广州国显科技有限公司 Crimping detection device and detection method
CN117269851A (en) * 2023-11-16 2023-12-22 江苏兴缘高温线缆有限公司 Terminal grafting detection device
CN117269851B (en) * 2023-11-16 2024-02-09 江苏兴缘高温线缆有限公司 Terminal grafting detection device

Similar Documents

Publication Publication Date Title
CN101957428B (en) Automatic test method and tool of monitoring circuit board
CN207352137U (en) A kind of adaptor power supplies Auto-Test System
CN106405294B (en) Portable power distribution product transmission calibrator and implementation test method thereof
CN204008941U (en) Multicore cable terminal compression joint quality precise detection device
CN104991214A (en) Digital integrated circuit direct current parameter standard reproducing method and standard apparatus
CN115856760A (en) Dynamic verification system and method based on electric energy meter data information
CN104035000A (en) Precision detection device and method for multi-core cable terminal crimping quality
CN204008943U (en) Multicore cable terminal compression joint quality device for fast detecting
CN105890808A (en) Temperature calibrator for main transformer
CN104062537A (en) Multi-core cable terminal crimping quality rapid detection apparatus and detection method
CN112485533B (en) Grounding resistance measuring method based on voltage-current characteristic of down lead
CN205942434U (en) Reactor core measurement system logic modules's semi -physical simulation testing arrangement
CN202661096U (en) Device for rapidly detecting faults of instrument system
CN208795797U (en) A kind of harmonic measuring device
CN114415100A (en) Electric energy metering device on-site detection equipment and data transmission method thereof
CN211015138U (en) Automatic detection system for function detection of active noise controller
CN209356582U (en) A kind of resistance capacitance accurate measurement circuit
CN200941111Y (en) Neutral point resistance information detection recorder
CN201359632Y (en) Adaptive range tester for performance test of solar cell
CN201110893Y (en) High voltage potential transformer secondary circuit pressure-drop electric energy metering error real time monitoring device
CN212965127U (en) Simple PCB device for current test
CN205642673U (en) A temperature check gauge for main transformer
CN218727958U (en) Electric energy meter on-site calibration instrument with state studying and judging function
CN219625680U (en) Production test system for pH and conductivity meters
CN216900706U (en) Electrical appliance detection and identification device

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20141210

Termination date: 20180624

CF01 Termination of patent right due to non-payment of annual fee