CN203984394U - Quadrature based on loop configuration pushes away-pushes controlled oscillator - Google Patents
Quadrature based on loop configuration pushes away-pushes controlled oscillator Download PDFInfo
- Publication number
- CN203984394U CN203984394U CN201420442168.3U CN201420442168U CN203984394U CN 203984394 U CN203984394 U CN 203984394U CN 201420442168 U CN201420442168 U CN 201420442168U CN 203984394 U CN203984394 U CN 203984394U
- Authority
- CN
- China
- Prior art keywords
- delay cell
- output
- pushes
- level
- quadrature
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn - After Issue
Links
Abstract
The utility model relates to a kind of quadrature based on loop configuration and pushes away-push controlled oscillator, comprise level Four delay cell, the utility model utilizes the phase relation between output signal in the ring oscillator that level Four inverting amplifier forms, in conjunction with harmonic wave selectors, extracts the second harmonic in each output signal, the second harmonic phase place extracting is quadrature each other, as the output of loop configuration, what form quadrature output pushes away-pushes controlled oscillator.This structure, in the limited situation of technique, can effectively improve the frequency of orthogonal local oscillation output signal, for millimeter wave, submillimeter wave, particularly Terahertz frequency range receiving and transmitting front end provide high-quality orthogonal local oscillation signal.
Description
Technical field
The utility model belongs to microelectronics technical field, relates to a kind of quadrature based on loop configuration and pushes away-push controlled oscillator.
Background technology
Wireless receiving and dispatching front end, according to the difference of structure, can be divided into superheterodyne receiver, low intermediate frequency receiver and zero intermediate frequency reciver, and wherein zero intermediate frequency reciver is integrated owing to realizing monolithic, receives increasing concern.In this structure, radiofrequency signal and the two-way local oscillation signal mixing of quadrature each other, directly produce baseband signal.The phase error of quadrature two-way local oscillation signal and amplitude mismatch can directly affect receiver mirror image and suppress ability and demodulation performance.Meanwhile, because the circuit working that produces local oscillation signal is at the highest frequency place of circuit, its frequency fan-out capability and power consumption etc. are determining receive frequency and the power consumption of whole receiver.Therefore, in zero intermediate frequency reciver, the generation of orthogonal local oscillation signal is very crucial.
In radio circuit, can adopt passive multiphase filter to produce orthogonal local oscillation signal, as shown in Figure 1.VCO produces differential output signal, through the passive multiphase filter of high-frequency amplifier Hyblid Buffer Amplifier rear drive, produces orthogonal local oscillation signal.The advantage that passive poly phase filter produces orthogonal signalling is the simple in structure of voltage controlled oscillator, but because passive multiphase filter has the insertion loss of 6dB, high-frequency amplifier must provide enough compensating gains, and this causes the load capacitance increase of voltage controlled oscillator output and the increase of circuit overall power consumption; On the other hand, the fluctuation of integrated circuit technology can make resistance value and the capacitance on different paths produce deviation, causes amplitude and the phase place difference mismatch of quadrature two paths of signals.The another kind of method that produces orthogonal local oscillation signal is to adopt orthogonal voltage-controlled vibrator, as shown in Figure 2.Two oscillators produce orthogonal signalling by certain coupled modes, and the method circuit structure is simple, and loop structure weakens the mismatch that process deviation causes, therefore more in ghz band range applications.
Along with the frequency of radio communication progresses into millimeter wave, submillimeter wave, especially Terahertz frequency range, above-mentioned Quadrature signal generation circuit has run into new problem.Concerning orthogonal voltage-controlled vibrator, produce quite difficulty of so high-frequency oscillator signal, especially when required frequency, approach the cut-off frequency f of oscillator active device
ttime.Concerning passive poly phase filter, except the problems referred to above, in above-mentioned frequency range, to realize the also suitable difficulty of amplifier with 6dB gain.All these propose serious challenge to the development of the generation of Terahertz frequency range orthogonal local oscillation signal and Terahertz radio communication.
Summary of the invention
The purpose of this utility model is for the deficiencies in the prior art, proposes a kind of quadrature based on loop configuration and pushes away-push controlled oscillator.Utilize the phase relation between output signal in the ring oscillator that level Four inverting amplifier forms, in conjunction with harmonic wave selectors, extract the second harmonic in each output signal, what build quadrature output pushes away-pushes controlled oscillator, realizes millimeter wave, submillimeter wave, the particularly generation of Terahertz frequency range receiving and transmitting front end orthogonal local oscillation signal.
A kind of quadrature based on loop configuration of the utility model pushes away-pushes controlled oscillator and comprises level Four delay cell, the first output of first order delay cell connects the in-phase input end of second level delay cell, and the second output of first order delay cell connects the inverting input of second level delay cell; The first output of second level delay cell connects the in-phase input end of third level delay cell, and the second output of second level delay cell connects the inverting input of third level delay cell; The first output of third level delay cell connects the in-phase input end of fourth stage delay cell, and the second output of third level delay cell connects the inverting input of fourth stage delay cell; The first output of fourth stage delay cell connects the inverting input of first order delay cell, and the second output of fourth stage delay cell connects the in-phase input end of first order delay cell; The external voltage control end of first order delay cell, the external voltage control end of second level delay cell, the external voltage control end of third level delay cell, the external voltage control end of fourth stage delay cell connect, and push away-push the voltage controling end of controlled oscillator as quadrature; The 3rd output of first order delay cell pushes away-pushes the first output of controlled oscillator as quadrature; The 3rd output of second level delay cell pushes away-pushes the second output of controlled oscillator as quadrature; The 3rd output of third level delay cell pushes away-pushes the 3rd output of controlled oscillator as quadrature; The 3rd output of fourth stage delay cell pushes away-pushes the 4th output of controlled oscillator as quadrature.
Every grade of delay cell comprises two NMOS pipes, two PMOS pipes, two varactors, two inductance and a harmonic wave selectors.One end of the drain electrode of the drain electrode of the grid of the one NMOS pipe, the 2nd NMOS pipe, the 2nd PMOS pipe, the second varactor is connected with one end of the second inductance, as the second output of delay cell; One end of the drain electrode of the drain electrode of the grid of the 2nd NMOS pipe, a NMOS pipe, a PMOS pipe, the first varactor is connected with one end of the first inductance, as the first output of delay cell; The grid of the one PMOS pipe connects the in-phase input end of delay cell; The grid of the 2nd PMOS pipe connects the inverting input of delay cell; The other end of the first inductance is connected with the other end of the second inductance; The other end of the first varactor is connected with the other end of the second varactor, as external voltage control end; The source electrode of the one PMOS pipe, the 2nd PMOS pipe meets power vd D; The one NMOS pipe, the 2nd source electrode of NMOS pipe and one end of frequency selective element are connected, as the 3rd output of delay cell; The other end ground connection of harmonic wave selectors.
In the utility model, the first inductance, the second inductance, the first varactor, the second varactor, a NMOS and the 2nd NMOS form a capacitor and inductor type voltage controlled oscillator; The one PMOS pipe, the 2nd PMOS pipe be as the input of delay cell, realizes interconnected to form loop between each delay cell; Frequency selective element is realized the selection output of the second harmonic in delay cell output signal.
According to the feature of loop, the phase phasic difference between delay cell output signal and input signal is 180
o+ 45
o, the phase place of each delay cell output signal is (N-1) x (180
o+ 45
o), the progression that wherein N is delay cell.According to the phase relation between second harmonic component and fundametal compoment in delay cell output signal, the phase place that can obtain each delay cell the 3rd output port output signal is (N-1) x90 again
o, the progression that wherein N is delay cell.Like this, (phase place is 0 to the 3rd output port signal of the first delay cell
o), the 3rd delay cell the 3rd output port signal (phase place is 180
o) and the 3rd output port signal of the second delay cell (phase place is 90
o), the 4th delay cell the 3rd output port signal (phase place is 270
o) orthogonal signalling each other, that has realized quadrature pushes away-pushes controlled oscillator.
The utility model, in the situation that technique is limited, can effectively improve the frequency of orthogonal local oscillation output signal, for millimeter wave, submillimeter wave, particularly Terahertz frequency range receiving and transmitting front end provide high-quality orthogonal local oscillation signal.
Accompanying drawing explanation
Fig. 1 is the quadrature oscillating signal generating circuit based on passive poly phase filter;
Fig. 2 is the quadrature oscillating signal generating circuit based on quadrature oscillator;
Fig. 3 is that the utility model pushes away-push the structure of controlled oscillator based on loop configuration quadrature;
Fig. 4 is the structure of delay cell in Fig. 3.
Embodiment
Below in conjunction with the drawings and specific embodiments, the utility model is further described.
The utility model provides a kind of quadrature based on loop configuration to push away-push controlled oscillator.Utilize the phase relation between output signal in the ring oscillator that level Four inverting amplifier forms, in conjunction with harmonic wave selectors, extract the second harmonic in each output signal, what build quadrature output pushes away-pushes controlled oscillator, realizes millimeter wave, submillimeter wave, the particularly generation of Terahertz frequency range receiving and transmitting front end orthogonal local oscillation signal.
As shown in Figure 3, the utility model comprises level Four delay cell, the first output end vo ut_f of first order delay cell D1 connects the in-phase input end Vin+ of second level delay cell D2, and the second output end vo utb_f of first order delay cell D1 connects the inverting input Vin-of second level delay cell; The first output end vo ut_f of second level delay cell D2 connects the in-phase input end Vin+ of third level delay cell D3, and the second output end vo utb_f of second level delay cell D2 connects the inverting input Vin-of third level delay cell; The first output end vo ut_f of third level delay cell D3 connects the in-phase input end Vin+ of fourth stage delay cell D4, and the second output end vo utb_f of third level delay cell D3 connects the inverting input Vin-of fourth stage delay cell D4; The first output end vo ut_f of fourth stage delay cell D4 connects the inverting input Vin-of first order delay cell D1, and the second output end vo utb_f of fourth stage delay cell D4 connects the in-phase input end Vin+ of first order delay cell D1; The external voltage control end Vtune of the external voltage control end Vtune of first order delay cell D1, the external voltage control end Vtune of second level delay cell D2, third level delay cell D3, the external voltage control end Vctrl of fourth stage delay cell D4 connect, and push away-push the voltage controling end Vctrl of controlled oscillator as quadrature; The 3rd output end vo ut_2f of first order delay cell D1 pushes away-pushes the first output I+ of controlled oscillator as quadrature; The 3rd output end vo ut_2f of second level delay cell D2 pushes away-pushes the second output Q+ of controlled oscillator as quadrature; The 3rd output end vo ut_2f of third level delay cell D3 pushes away-pushes the 3rd output I-of controlled oscillator as quadrature; The 3rd output end vo ut_2f of fourth stage delay cell D4 pushes away-pushes the 4th output Q-of controlled oscillator as quadrature.
Every grade of delay cell comprises two NMOS pipes, two PMOS pipes, two varactors, two inductance and a harmonic wave selectors, as shown in Figure 4.The drain electrode of the grid of the one NMOS pipe MN1, the 2nd NMOS pipe MN2, the 2nd PMOS pipe drain electrode of MP2, one end of the second varactor Cvar2 are connected with one end of the second inductance L 2, as the second output end vo utb_f of delay cell; The drain electrode of the grid of the 2nd NMOS pipe MN2, a NMOS pipe MN1, a PMOS pipe drain electrode of MP1, one end of the first varactor Cvar1 are connected with one end of the first inductance L 1, as the first output end vo ut_f of delay cell; The grid of the one PMOS pipe MP1 meets the in-phase input end Vin+ of delay cell; The grid of the 2nd PMOS pipe MP2 meets the inverting input Vin-of delay cell; The other end of the first inductance l1 is connected with the other end of the second inductance l2; The other end of the first varactor Cvar1 is connected with the other end of the second varactor Cvar2, as external voltage control end Vtune; The source electrode of the one PMOS pipe MP1, the 2nd PMOS pipe MP2 meets power vd D; The source electrode of the one NMOS pipe MN1, the 2nd NMOS pipe MN2 is connected with one end of frequency selective element T1, as the 3rd output end vo ut_2f of delay cell; The other end ground connection of harmonic wave selectors.
The above-mentioned quadrature output based on loop configuration pushes away-pushes in controlled oscillator, and the frequency that makes output orthogonal signal is f0, and the resonance frequency of the resonant network consisting of inductance L 1/L2 and varactor Cvar1/Cvar2 in delay cell is f0/2; Varactor Cvar1/Cvar2 chooses the requirement that should meet reference frequency output, supposes that reference frequency output is (f0
max, f0
min), the value of inductance L 1/L2 is L0, the capacitance scope of this varactor will comprise following scope: (1/ (2
f0
max)
2l0,1/ (2
f0
min)
2l0); The electrical length of frequency selective element T1 is 1/4 of frequency f 0 place's signal wavelength, to realize effective output of second harmonic.
Although content of the present utility model has been done detailed introduction by above preferred embodiment, will be appreciated that above-mentioned description should not be considered to restriction of the present utility model.Those skilled in the art, having read after foregoing, will be all apparent for multiple modification of the present utility model and replacement.Therefore, protection range of the present utility model should be limited to the appended claims.
Claims (3)
1. the quadrature based on loop configuration pushes away-pushes controlled oscillator, it is characterized in that: comprise level Four delay cell, the first output of first order delay cell connects the in-phase input end of second level delay cell, and the second output of first order delay cell connects the inverting input of second level delay cell; The first output of second level delay cell connects the in-phase input end of third level delay cell, and the second output of second level delay cell connects the inverting input of third level delay cell; The first output of third level delay cell connects the in-phase input end of fourth stage delay cell, and the second output of third level delay cell connects the inverting input of fourth stage delay cell; The first output of fourth stage delay cell connects the inverting input of first order delay cell, and the second output of fourth stage delay cell connects the in-phase input end of first order delay cell; The external voltage control end of first order delay cell, the external voltage control end of second level delay cell, the external voltage control end of third level delay cell, the external voltage control end of fourth stage delay cell connect, and push away-push the voltage controling end of controlled oscillator as quadrature; The 3rd output of first order delay cell pushes away-pushes the first output of controlled oscillator as quadrature; The 3rd output of second level delay cell pushes away-pushes the second output of controlled oscillator as quadrature; The 3rd output of third level delay cell pushes away-pushes the 3rd output of controlled oscillator as quadrature; The 3rd output of fourth stage delay cell pushes away-pushes the 4th output of controlled oscillator as quadrature.
2. the quadrature based on loop configuration according to claim 1 pushes away-pushes controlled oscillator, it is characterized in that: every grade of delay cell comprises two NMOS pipes, two PMOS pipes, two varactors, two inductance and a harmonic wave selectors, one end of the drain electrode of the drain electrode of the grid of the one NMOS pipe, the 2nd NMOS pipe, the 2nd PMOS pipe, the second varactor is connected with one end of the second inductance, as the second output of delay cell; One end of the drain electrode of the drain electrode of the grid of the 2nd NMOS pipe, a NMOS pipe, a PMOS pipe, the first varactor is connected with one end of the first inductance, as the first output of delay cell; The grid of the one PMOS pipe connects the in-phase input end of delay cell; The grid of the 2nd PMOS pipe connects the inverting input of delay cell; The other end of the first inductance is connected with the other end of the second inductance; The other end of the first varactor is connected with the other end of the second varactor, as external voltage control end; The source electrode of the one PMOS pipe, the 2nd PMOS pipe meets power vd D; The one NMOS pipe, the 2nd source electrode of NMOS pipe and one end of frequency selective element are connected, as the 3rd output of delay cell; The other end ground connection of harmonic wave selectors.
3. the quadrature based on loop configuration according to claim 2 pushes away-pushes controlled oscillator, it is characterized in that: described harmonic wave selectors is a transmission line, length be level Four loop that delay cell forms oscillator signal harmonic wavelength 1/4.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420442168.3U CN203984394U (en) | 2014-08-06 | 2014-08-06 | Quadrature based on loop configuration pushes away-pushes controlled oscillator |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420442168.3U CN203984394U (en) | 2014-08-06 | 2014-08-06 | Quadrature based on loop configuration pushes away-pushes controlled oscillator |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN203984394U true CN203984394U (en) | 2014-12-03 |
Family
ID=51981808
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201420442168.3U Withdrawn - After Issue CN203984394U (en) | 2014-08-06 | 2014-08-06 | Quadrature based on loop configuration pushes away-pushes controlled oscillator |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN203984394U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104202043A (en) * | 2014-08-06 | 2014-12-10 | 杭州电子科技大学 | Quadrature push-push voltage-controlled oscillator based on circle structure |
-
2014
- 2014-08-06 CN CN201420442168.3U patent/CN203984394U/en not_active Withdrawn - After Issue
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104202043A (en) * | 2014-08-06 | 2014-12-10 | 杭州电子科技大学 | Quadrature push-push voltage-controlled oscillator based on circle structure |
| CN104202043B (en) * | 2014-08-06 | 2017-09-12 | 杭州电子科技大学 | A kind of orthogonal pushing controlled oscillator based on loop configuration |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI528706B (en) | Method and apparatus for tuning frequency of lc-oscillators based on phase-tuning technique | |
| CN102439845B (en) | Dual-mode voltage-controlled oscillator, frequency synthesizer and wireless receiving apparatus | |
| US7961058B2 (en) | Frequency divider using an injection-locking-range enhancement technique | |
| CN103607201B (en) | The injection locking frequency divider of a kind of wide locking scope | |
| CN107093984B (en) | Injection locking frequency tripler | |
| CN104753498B (en) | A kind of Low phase noise low-power consumption wideband voltage controlled oscillator circuit | |
| CN103684424B (en) | A kind of wide lock-in range current-mode latch divider based on source-electrode degradation electric capacity | |
| CN110729967A (en) | Narrow-band switching millimeter wave voltage-controlled oscillator with wide tuning range | |
| CN104202043B (en) | A kind of orthogonal pushing controlled oscillator based on loop configuration | |
| Meng et al. | A fully integrated 150-GHz transceiver front-end in 65-nm CMOS | |
| CN201039084Y (en) | Low-amplitude error and low-phase noise RF voltage controlled surge based on capacitance compensation | |
| CN104202044A (en) | Differential push-push voltage controlled oscillator and signal generation device | |
| CN103762979A (en) | Broadband frequency source for LTE channel simulator | |
| CN106374838A (en) | LC oscillator having automatic amplitude control function and used for FW-UWB transmitter | |
| CN201004617Y (en) | Division two frequency divider | |
| CN103414434B (en) | A kind of low phase noise orthogonal voltage-controlled vibrator | |
| CN203984394U (en) | Quadrature based on loop configuration pushes away-pushes controlled oscillator | |
| CN100511968C (en) | Voltage controlled oscillator | |
| CN103117729A (en) | Coupled oscillator array based on zero-phase shifter used in phased array system | |
| CN202565236U (en) | Broadband voltage-controlled oscillator circuit with low phase noise and low power consumption | |
| CN103973228A (en) | C wave band voltage-controlled oscillator | |
| Jalalifar et al. | An energy-efficient multi-level RF-interconnect for global network-on-chip communication | |
| CN105634482A (en) | Satellite SRD-based frequency multiplication phase locking frequency source | |
| CN206727960U (en) | A kind of orthogonal voltage-controlled vibrator circuit based on second harmonic Cross-injection locking technology | |
| Aggarwal et al. | A 27-29GHz Integer-N PLL with Quadrature phases for 5G applications |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| AV01 | Patent right actively abandoned |
Granted publication date: 20141203 Effective date of abandoning: 20170912 |
|
| AV01 | Patent right actively abandoned |
Granted publication date: 20141203 Effective date of abandoning: 20170912 |
|
| AV01 | Patent right actively abandoned | ||
| AV01 | Patent right actively abandoned |