CN203933654U - Realization has the chaos analog circuit of single nonlinear exponent item - Google Patents
Realization has the chaos analog circuit of single nonlinear exponent item Download PDFInfo
- Publication number
- CN203933654U CN203933654U CN201420341242.2U CN201420341242U CN203933654U CN 203933654 U CN203933654 U CN 203933654U CN 201420341242 U CN201420341242 U CN 201420341242U CN 203933654 U CN203933654 U CN 203933654U
- Authority
- CN
- China
- Prior art keywords
- pin
- operational amplifier
- integrated operational
- connects
- resistance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Amplifiers (AREA)
Abstract
The utility model discloses a kind of chaos analog circuit with single nonlinear exponent item of realizing.According to mathematical equivalent relation
,
circuit is realized by multiplier and natural Exponents circuit, utilizes multiplier U4 to realize voltage
computing, and keep voltage permanent in just; Utilize the scale operation circuit of U1 to realize
computing,
for the proportionality coefficient of scale operation circuit,
input voltage for scale operation circuit; Triode combinational circuit and integrated operational amplifier U1 form natural Exponents circuit, realize
computing, utilizes the inverter of integrated operational amplifier U1 to realize
.This circuit computing is accurate, and good stability can produce more complicated chaotic signal for selecting in application, has increased chaos system and the circuit types of realizing chaos system, and can form automatically switched chaotic system with existing chaos system.
Description
Technical field
The utility model belongs to electronic communication field, relates to a kind of chaos circuit that can produce pseudo-random signal, particularly a kind of chaos analog circuit with single nonlinear exponent item of realizing.
Background technology
Chaos system can be used as random signal source for designing pseudo-random sequence generator, and the fail safe of the sequence that chaos pseudo random sequence generator produces depends on the complexity of chaos system.To the basic demand of chaos system, it is mathematic(al) structure letter and chaotic signal is complicated.Existing chaos system generally all contains two or more nonlinear function items, comprising piecewise linearity, product (xy, x
2, y
2) nonlinear terms of type.In order to increase complexity, also there is utilizing natural Exponents e
x(or e
xy, e
xxdeng) and the chaos system that forms of Type Multiplicative nonlinear terms.This type of chaos system contains two or more natural Exponents nonlinear terms, or contains a natural Exponents and a product term, makes its mathematic(al) structure more complicated, and the truth of a matter e of natural Exponents fixes, and has limited the diversity of exponential function.For this reason, the utility model has been realized only containing a nonlinear exponent function
new chaotic analog circuit, make the mathematic(al) structure of chaos system very simple, and exponential function
truth of a matter d can change arbitrarily within the specific limits, make chaotic signal more complicated, there is larger parameter and key space, further improved the complexity of chaotic signal.
Summary of the invention
For the deficiencies in the prior art, the utility model proposes a kind of novel chaos circuit.
The utility model comprises integrated operational amplifier U1, integrated operational amplifier U2, integrated operational amplifier U3, multiplier U4, diode D1, diode D2, triode Q1 and triode Q2.
The 3rd pin of described integrated operational amplifier U1, the 5th pin, the 10th pin, the 12nd pin ground connection, the 4th connect+15V of pin power supply VCC, the 11st pin connects negative-15V power supply VEE; L pin connects the 2nd pin of integrated operational amplifier U1 by resistance R 2, the 7th pin of multiplier U4 received the 2nd pin of integrated operational amplifier U1 by resistance R 1; The 1st pin of integrated operational amplifier U1 received between diode D1 and diode D2, the output of diode D1, diode D2, triode Q1 and triode Q2 built-up circuit is received the 6th pin of integrated operational amplifier U1, and the 7th pin of integrated operational amplifier U1 received the 6th pin of integrated operational amplifier U1 by resistance R 5; The 7th pin of integrated operational amplifier U1 received the 9th pin of integrated operational amplifier U1 by resistance R 18, the 8th pin of integrated operational amplifier U1 received the 9th pin of integrated operational amplifier U1 by resistance R 19; The 8th pin of integrated operational amplifier U1 received the 13rd pin of integrated operational amplifier U1 by resistance R 8, the 1st pin of integrated operational amplifier U3 received the 13rd pin of integrated operational amplifier U1 by resistance R 6, the 14th pin of integrated operational amplifier U1 received the 13rd pin of integrated operational amplifier U1 by resistance R 7.
The 3rd pin of described integrated operational amplifier U2, the 5th pin, the 10th pin, the 12nd pin ground connection, the 4th connect+15V of pin power supply VCC, the 11st pin connects negative-15V power supply VEE; L pin connects the 2nd pin of integrated operational amplifier U2 by capacitor C 3, the 14th pin of integrated operational amplifier U1 connects the 2nd pin of integrated operational amplifier U2 by resistance R 9; The 1st pin of integrated operational amplifier U2 connects the 6th pin of integrated operational amplifier U2 by resistance R 10, integrated operational amplifier the 7th pin connects the 6th pin of integrated operational amplifier U2 by resistance R 11; Integrated operational amplifier U2 the 8th pin connects the 9th pin of integrated operational amplifier U2 by resistance R 14, the 1st pin of integrated operational amplifier U2 connects the 9th pin of integrated operational amplifier U2 by resistance R 13, the 14th pin of integrated operational amplifier U2 connects the 9th pin of integrated operational amplifier U2 by resistance R 12; Integrated operational amplifier U2 the 14th pin connects the 13rd pin of integrated operational amplifier U2 by capacitor C 4, the 6th pin of integrated operational amplifier U2 connects the 13rd pin of integrated operational amplifier U2 by resistance R 15.
The 3rd pin of described integrated operational amplifier U3, the 5th pin, the 10th pin ground connection, the 4th connect+15V of pin power supply VCC, the 11st pin connects negative-15V power supply VEE; The 12nd pin, the 13rd pin, the 14th pin are unsettled; Integrated operational amplifier U3 l pin connects the 2nd pin of integrated operational amplifier U3 by resistance R 16, the 14th pin of integrated operational amplifier U2 connects the 2nd pin of integrated operational amplifier U3 by resistance R 9; The 7th pin of integrated operational amplifier U3 connects the 6th pin of integrated operational amplifier U3 by resistance R 22, the 14th pin of integrated operational amplifier U3 connects the 6th pin of integrated operational amplifier U3 by resistance R 20, the 1st pin of integrated operational amplifier U2 connects the 6th pin of integrated operational amplifier U3 by resistance R 21; The 8th pin of integrated operational amplifier U3 connects the 9th pin of integrated operational amplifier U3 by capacitor C 5, the 7th pin of integrated operational amplifier U3 connects the 9th pin of integrated operational amplifier U3 by resistance R 23; The 8th pin of integrated operational amplifier U3 connects the 13rd pin of integrated operational amplifier U3 by resistance R 24, the 14th pin of integrated operational amplifier U3 connects the 14th pin of integrated operational amplifier U3 by resistance R 25.
The 2nd pin of described multiplier U4, the 4th pin, the 6th pin ground connection, the 5th connect-15V of pin power supply VEE, the 8th connect+15V of pin power supply VCC; The 1st pin and the 3rd pin connect the 14th pin of integrated operational amplifier U3, and the 7th pin of multiplier U4 connects the 2nd pin of integrated operational amplifier U1 by resistance R 1.
The negative pole of described diode D1 connects the 1st pin of integrated operational amplifier U1, and the transmitter of triode Q1 connects the 6th pin of integrated operational amplifier U1.
The utility model has been constructed only containing a nonlinear exponent function
new chaotic analog circuit, make the mathematic(al) structure of chaos system very simple, and exponential function
truth of a matter d can change arbitrarily within the specific limits, make chaotic signal more complicated, there is larger parameter and key space, further improved the complexity of chaotic signal.According to mathematical equivalent relation
circuit is realized by multiplier and natural Exponents circuit, utilizes multiplier U4 to realize voltage z
2computing, and keep voltage permanent in just; Utilize the scale operation circuit of U1 to realize (lnd) z
2computing, lnd is the proportionality coefficient of scale operation circuit, z
2input voltage for scale operation circuit; Triode combinational circuit and integrated operational amplifier U1 form natural Exponents circuit, realize
computing, utilizes the inverter of integrated operational amplifier U1 to realize
this circuit computing is accurate, and good stability can produce more complicated chaotic signal for selecting in application, has increased chaos system and the circuit types of realizing chaos system, and can form automatically switched chaotic system with existing chaos system.
Accompanying drawing explanation
Fig. 1 is structure chart of the present utility model.
Fig. 2 is schematic diagram of the present utility model.
Embodiment
Below in conjunction with accompanying drawing and preferred embodiment, the utility model is done further to describe in detail.
Mathematical Modeling of the present utility model is:
As shown in Figure 1, triode combinational circuit and integrated operational amplifier U1 have realized the index of voltage
computing, is characterized in that: according to mathematical equivalent relation
circuit is realized by multiplier and natural Exponents circuit, utilizes multiplier U4 to realize voltage z
2computing, and keep voltage permanent in just; Utilize the scale operation circuit of U1 to realize (lnd) z
2computing, lnd is the proportionality coefficient of scale operation circuit, z
2input voltage for scale operation circuit; Triode combinational circuit and integrated operational amplifier U1 form natural Exponents circuit, realize
computing, by (lnd) z
2be converted to
wherein triode combinational circuit comprises diode D1, D2, triode Q1, Q2 and capacitor C 6, C7, and the integrated transporting discharging of itself and U1 forms and has the exponent arithmetic circuit of eliminating intermodulation distortion and having complementary output function, because the voltage emitter current i of triode
ewith its U
tbetween there is exponential relationship:
Triode electric current by index variation, is converted to the voltage by index variation by the change-over circuit in integrated transporting discharging U1, thereby realizes the exponent arithmetic of voltage:
(lnd) z wherein
2as input u
i, through conversion circuit, obtain Voltage-output
then utilize integrated operational amplifier U1 inverter to realize
obtain:
As shown in Figure 2, described a kind of single nonlinear exponent item that contains
chaos analog circuit, this circuit is comprised of integrated operational amplifier U1, integrated operational amplifier U2, integrated operational amplifier U3, multiplier U4, diode D1, diode D2, triode Q1, triode Q2, capacitor C 6 and capacitor C 7, integrated operational amplifier U1, integrated operational amplifier U2, integrated operational amplifier U3 realize the addition of signal, oppositely, integrating function, multiplier U4, diode D1, diode D2, triode Q1, triode Q2, capacitor C 6 and capacitor C 7 and integrated operational amplifier U1 realize exponent arithmetic function; The integration being associated in ratio, addition and the negater circuit being associated in multiplier U4, integrated operational amplifier U1 and integrated operational amplifier U2 and negater circuit are realized the computing of first equation of index chaos system, the computing that oppositely realizes second equation of index chaos system in integration in integrated operational amplifier U2, addition and U3, the addition being associated in integrated operational amplifier U3, integration and oppositely realize the computing of the 3rd equation;
The 3rd pin of described integrated operational amplifier U1, the 5th pin, the 10th pin, the 12nd pin ground connection, the 4th connect+15V of pin power supply VCC, the 11st pin connects negative-15V power supply VEE; L pin connects the 2nd pin of integrated operational amplifier U1 by resistance R 2, the 7th pin of multiplier U4 received the 2nd pin of integrated operational amplifier U1 by R1; The 1st pin of integrated operational amplifier U1 received between diode D1 and diode D2, the output of diode D1, diode D2, triode Q1 and triode Q2 built-up circuit is received the 6th pin of integrated operational amplifier U1, and the 7th pin of integrated operational amplifier U1 received the 6th pin of integrated operational amplifier U1 by R5; The 7th pin of integrated operational amplifier U1 received the 9th pin of integrated operational amplifier U1 by R18, the 8th pin of integrated operational amplifier U1 received the 9th pin of integrated operational amplifier U1 by R19; The 8th pin of integrated operational amplifier U1 received the 13rd pin of integrated operational amplifier U1 by R8, the 1st pin of integrated operational amplifier U3 received the 13rd pin of integrated operational amplifier U1 by R6, the 14th pin of integrated operational amplifier U1 received the 13rd pin of integrated operational amplifier U1 by R7.
The 3rd pin of described integrated operational amplifier U2, the 5th pin, the 10th pin, the 12nd pin ground connection, the 4th connect+15V of pin power supply VCC, the 11st pin connects negative-15V power supply VEE; L pin connects the 2nd pin of integrated operational amplifier U2 by capacitor C 3, the 14th pin of integrated operational amplifier U1 connects the 2nd pin of integrated operational amplifier U2 by resistance R 9; The 1st pin of integrated operational amplifier U2 connects the 6th pin of integrated operational amplifier U2 by resistance R 10, integrated operational amplifier the 7th pin connects the 6th pin of integrated operational amplifier U2 by resistance R 11; Integrated operational amplifier U2 the 8th pin connects the 9th pin of integrated operational amplifier U2 by resistance R 14, the 1st pin of integrated operational amplifier U2 connects the 9th pin of integrated operational amplifier U2 by resistance R 13, the 14th pin of integrated operational amplifier U2 connects the 9th pin of integrated operational amplifier U2 by resistance R 12; Integrated operational amplifier U2 the 14th pin connects the 13rd pin of integrated operational amplifier U2 by capacitor C 4, the 6th pin of integrated operational amplifier U2 connects the 13rd pin of integrated operational amplifier U2 by resistance R 15;
The 3rd pin of described integrated operational amplifier U3, the 5th pin, the 10th pin ground connection, the 4th connect+15V of pin power supply VCC, the 11st pin connects negative-15V power supply VEE; The 12nd pin, the 13rd pin, the 14th pin are unsettled; Integrated operational amplifier U3 l pin connects the 2nd pin of integrated operational amplifier U3 by resistance R 16, the 14th pin of integrated operational amplifier U2 connects the 2nd pin of integrated operational amplifier U3 by resistance R 9; The 7th pin of integrated operational amplifier U3 connects the 6th pin of integrated operational amplifier U3 by resistance R 22, the 14th pin of integrated operational amplifier U3 connects the 6th pin of integrated operational amplifier U3 by resistance R 20, the 1st pin of integrated operational amplifier U2 connects the 6th pin of integrated operational amplifier U3 by resistance R 21; The 8th pin of integrated operational amplifier U3 connects the 9th pin of integrated operational amplifier U3 by capacitor C 5, the 7th pin of integrated operational amplifier U3 connects the 9th pin of integrated operational amplifier U3 by resistance R 23; The 8th pin of integrated operational amplifier U3 connects the 13rd pin of integrated operational amplifier U3 by resistance R 24, the 14th pin of integrated operational amplifier U3 connects the 14th pin of integrated operational amplifier U3 by resistance R 25;
The 2nd pin of described multiplier U4, the 4th pin, the 6th pin ground connection, the 5th connect-15V of pin power supply VEE, the 8th connect+15V of pin power supply VCC; The 1st pin and the 3rd pin connect the 14th pin of integrated operational amplifier U3, and the 7th pin of multiplier U4 connects the 2nd pin of integrated operational amplifier U1 by resistance R 1;
The negative pole of described diode D1 connects the 1st pin of integrated operational amplifier U1, and the transmitter of triode Q1 connects the 6th pin of integrated operational amplifier U1.
Certainly; above-mentioned explanation is the restriction to utility model not; the utility model is also not limited only to above-mentioned giving an example, and the variation that those skilled in the art make in essential scope of the present utility model, remodeling, interpolation or replacement, also belong to protection range of the present utility model.
Claims (1)
1. realize the chaos analog circuit with single nonlinear exponent item, comprise integrated operational amplifier U1, integrated operational amplifier U2, integrated operational amplifier U3, multiplier U4, diode D1, diode D2, triode Q1 and triode Q2, is characterized in that:
The 3rd pin of described integrated operational amplifier U1, the 5th pin, the 10th pin, the 12nd pin ground connection, the 4th connect+15V of pin power supply VCC, the 11st pin connects negative-15V power supply VEE; L pin connects the 2nd pin of integrated operational amplifier U1 by resistance R 2, the 7th pin of multiplier U4 received the 2nd pin of integrated operational amplifier U1 by resistance R 1; The 1st pin of integrated operational amplifier U1 received between diode D1 and diode D2, the output of diode D1, diode D2, triode Q1 and triode Q2 built-up circuit is received the 6th pin of integrated operational amplifier U1, and the 7th pin of integrated operational amplifier U1 received the 6th pin of integrated operational amplifier U1 by resistance R 5; The 7th pin of integrated operational amplifier U1 received the 9th pin of integrated operational amplifier U1 by resistance R 18, the 8th pin of integrated operational amplifier U1 received the 9th pin of integrated operational amplifier U1 by resistance R 19; The 8th pin of integrated operational amplifier U1 received the 13rd pin of integrated operational amplifier U1 by resistance R 8, the 1st pin of integrated operational amplifier U3 received the 13rd pin of integrated operational amplifier U1 by resistance R 6, the 14th pin of integrated operational amplifier U1 received the 13rd pin of integrated operational amplifier U1 by resistance R 7;
The 3rd pin of described integrated operational amplifier U2, the 5th pin, the 10th pin, the 12nd pin ground connection, the 4th connect+15V of pin power supply VCC, the 11st pin connects negative-15V power supply VEE; L pin connects the 2nd pin of integrated operational amplifier U2 by capacitor C 3, the 14th pin of integrated operational amplifier U1 connects the 2nd pin of integrated operational amplifier U2 by resistance R 9; The 1st pin of integrated operational amplifier U2 connects the 6th pin of integrated operational amplifier U2 by resistance R 10, integrated operational amplifier the 7th pin connects the 6th pin of integrated operational amplifier U2 by resistance R 11; Integrated operational amplifier U2 the 8th pin connects the 9th pin of integrated operational amplifier U2 by resistance R 14, the 1st pin of integrated operational amplifier U2 connects the 9th pin of integrated operational amplifier U2 by resistance R 13, the 14th pin of integrated operational amplifier U2 connects the 9th pin of integrated operational amplifier U2 by resistance R 12; Integrated operational amplifier U2 the 14th pin connects the 13rd pin of integrated operational amplifier U2 by capacitor C 4, the 6th pin of integrated operational amplifier U2 connects the 13rd pin of integrated operational amplifier U2 by resistance R 15;
The 3rd pin of described integrated operational amplifier U3, the 5th pin, the 10th pin ground connection, the 4th connect+15V of pin power supply VCC, the 11st pin connects negative-15V power supply VEE; The 12nd pin, the 13rd pin, the 14th pin are unsettled; Integrated operational amplifier U3 l pin connects the 2nd pin of integrated operational amplifier U3 by resistance R 16, the 14th pin of integrated operational amplifier U2 connects the 2nd pin of integrated operational amplifier U3 by resistance R 9; The 7th pin of integrated operational amplifier U3 connects the 6th pin of integrated operational amplifier U3 by resistance R 22, the 14th pin of integrated operational amplifier U3 connects the 6th pin of integrated operational amplifier U3 by resistance R 20, the 1st pin of integrated operational amplifier U2 connects the 6th pin of integrated operational amplifier U3 by resistance R 21; The 8th pin of integrated operational amplifier U3 connects the 9th pin of integrated operational amplifier U3 by capacitor C 5, the 7th pin of integrated operational amplifier U3 connects the 9th pin of integrated operational amplifier U3 by resistance R 23; The 8th pin of integrated operational amplifier U3 connects the 13rd pin of integrated operational amplifier U3 by resistance R 24, the 14th pin of integrated operational amplifier U3 connects the 14th pin of integrated operational amplifier U3 by resistance R 25;
The 2nd pin of described multiplier U4, the 4th pin, the 6th pin ground connection, the 5th connect-15V of pin power supply VEE, the 8th connect+15V of pin power supply VCC; The 1st pin and the 3rd pin connect the 14th pin of integrated operational amplifier U3, and the 7th pin of multiplier U4 connects the 2nd pin of integrated operational amplifier U1 by resistance R 1;
The negative pole of described diode D1 connects the 1st pin of integrated operational amplifier U1, and the transmitter of triode Q1 connects the 6th pin of integrated operational amplifier U1.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201420341242.2U CN203933654U (en) | 2014-06-24 | 2014-06-24 | Realization has the chaos analog circuit of single nonlinear exponent item |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201420341242.2U CN203933654U (en) | 2014-06-24 | 2014-06-24 | Realization has the chaos analog circuit of single nonlinear exponent item |
Publications (1)
Publication Number | Publication Date |
---|---|
CN203933654U true CN203933654U (en) | 2014-11-05 |
Family
ID=51829404
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201420341242.2U Expired - Fee Related CN203933654U (en) | 2014-06-24 | 2014-06-24 | Realization has the chaos analog circuit of single nonlinear exponent item |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN203933654U (en) |
-
2014
- 2014-06-24 CN CN201420341242.2U patent/CN203933654U/en not_active Expired - Fee Related
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Sun et al. | The existence of solutions for boundary value problem of fractional hybrid differential equations | |
CN104202140A (en) | Four-dimensional balance point-free hyperchaotic system based on five-simplest chaotic system, and analogue circuit | |
CN103715992B (en) | Based on the power amplifier predistortion device and method simplifying Volterra progression | |
CN104202144B (en) | The analog circuit of the hyperchaotic system of the four-dimension without equilibrium point based on Rikitake system | |
Pap | Applications of the generated pseudo-analysis to nonlinear partial differential equations | |
EP2261795B8 (en) | Circuits and methods for performing exponentiation and inversion of finite field elements | |
CN105790924A (en) | Simple chaotic system with Lorenz type attractor, and simple chaotic system circuit with Lorenz type attractor | |
CN105447270A (en) | Exponential type memory inductor circuit | |
CN103227713B (en) | One realizes natural Exponents chaotic analog circuit and method | |
CN203933654U (en) | Realization has the chaos analog circuit of single nonlinear exponent item | |
CN203984440U (en) | Two chaos circuits that non-linear natural exponential function is realized | |
CN105389443A (en) | Memory sensor logarithmic model equivalent circuit | |
CN108512644A (en) | A kind of circuit model for realizing index chaos system characteristic | |
CN202503530U (en) | Three-dimensional chaotic system | |
CN105610572A (en) | Variable different Lorenz type hyperchaos system circuit convenient in ultimate boundary estimation | |
CN104883251A (en) | Lorenz-type hyperchaotic system construction method convenient for ultimate boundary estimation and circuit thereof | |
CN208890813U (en) | A kind of third-order self-governing chaos circuit of cluster hair oscillation | |
CN105790921A (en) | Multi-wing chaotic signal generator based on step wave switching control | |
CN203180884U (en) | Chaos analog circuit realizing natural exponent | |
CN104035745A (en) | Logarithm loga x operating circuit and implementation method thereof | |
Artzy | Addendum to “A Pascal theorem applied to Minkowski geometry” | |
CN205247388U (en) | Recall circuit of container emulation ware | |
Minc | A problem in partitions: Enumeration of elements of a given degree in the free commutative entropic cyclic groupoid | |
Bochner | Almost periodic solutions of the inhomogeneous wave equation | |
GB847224A (en) | Improvements in or relating to electrical decision element circuits |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20141105 Termination date: 20160624 |