CN203872080U - Dual-output single-phase three-switch-group MMC inverter without direct current bias - Google Patents

Dual-output single-phase three-switch-group MMC inverter without direct current bias Download PDF

Info

Publication number
CN203872080U
CN203872080U CN201420056605.8U CN201420056605U CN203872080U CN 203872080 U CN203872080 U CN 203872080U CN 201420056605 U CN201420056605 U CN 201420056605U CN 203872080 U CN203872080 U CN 203872080U
Authority
CN
China
Prior art keywords
switches set
electric capacity
load
output
switch unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn - After Issue
Application number
CN201420056605.8U
Other languages
Chinese (zh)
Inventor
张波
付坚
丘东元
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
South China University of Technology SCUT
Original Assignee
South China University of Technology SCUT
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by South China University of Technology SCUT filed Critical South China University of Technology SCUT
Priority to CN201420056605.8U priority Critical patent/CN203872080U/en
Application granted granted Critical
Publication of CN203872080U publication Critical patent/CN203872080U/en
Anticipated expiration legal-status Critical
Withdrawn - After Issue legal-status Critical Current

Links

Landscapes

  • Inverter Devices (AREA)

Abstract

The utility model provides a dual-output single-phase six-switch-group MMC inverter without direct current bias. The inverter comprises a direct current power supply, a first capacitor, a second capacitor, a third capacitor, a switch bridge arm, a first load and a second load. The switch bridge arm is formed through series connection of an upper switch group, a middle switch group, a lower switch group and a coupling inductor. The upper switch group, the middle switch group and the lower switch group are formed through series connection of N power switch units respectively. One end of the first load is connected with the middle points of the first capacitor and the second capacitor. The other end of the first load is connected with the upper end of the middle switch group. One end of the second load is connected with the middle points of the second capacitor and the third capacitor. The other end of the second load is connected with the lower end of the middle switch group. The inverter employs carrier phase-shifting PWM control, and can output two alternating current voltages of N+1 levels without direct current bias. The inverter is suitable for occasions with high voltage, large power and dual loads. The coupling inductor in the inverter can be replaced by two independent inductors.

Description

Without the single-phase three switches set MMC inverters of dual output of direct current biasing
Technical field
The module that relates to the utility model combines many level (MMC) converter field, is specifically related to the single-phase three switches set MMC inverters of a kind of dual output without direct current biasing.
Background technology
, under this trend, there is the direction of two kinds of improvement converters: reduce passive device or improve converter topology structure to reduce active device as the new development that reduces active device direction at present power inverter forward miniaturization, high reliability and low-loss future development.Single-phase three switch converters have reduced a switch and corresponding drive circuit with respect to four traditional switch converters, in the application of considering cost and volume, occupy certain advantage.But the single-phase output of two-way of three switch converters is two level, output AC waveform is poor.In addition, the half that the voltage stress that in three switches, each switch bears is DC bus-bar voltage, and the voltage-sharing of three switching tubes of existence, this has limited the application of single-phase three switch converters in high pressure and large-power occasions greatly.
In recent years, multilevel technology is constantly promoted, and successful Application is at the industrial circle such as such as high voltage direct current transmission, Electric Drive, active power filtering, static synchroballistic, common voltage-type multi-level converter topology is broadly divided into case bit-type and the large class of unit cascaded type two at present.Module combination multi-level converter (Modular Multilevel Converter, MMC) as a kind of novel many level topology, except thering is traditional multi-level converter, module combination multi-level converter adopts Modular Structure Design, is convenient to System Expansion and redundancy of effort; Have unbalanced operation ability, fault traversing and recovery capability, system reliability is high; Owing to having common DC bus, module combination multi-level converter is particularly useful for HVDC (High Voltage Direct Current) transmission system application.But, in the time of the alternating current circuit of two different frequencies connected, needing 2 MMC converters, this has increased engineering cost greatly.
Utility model content
The purpose of this utility model is to overcome above-mentioned the deficiencies in the prior art, proposes the single-phase three switches set MMC inverters of a kind of dual output without direct current biasing.
The technical solution adopted in the utility model is as follows.
The single-phase three switches set MMC inverters of dual output without direct current biasing comprise DC power supply, the first electric capacity, the second electric capacity, the 3rd electric capacity, switch brachium pontis, the first load and the second load; Described switch brachium pontis is by upper switches set, middle switches set, lower switches set and coupling inductance series connection; Upper switches set is in series into by N power switch unit, and middle switches set is in series by N power switch unit, and lower switches set is in series by N power switch unit; One end of the first load is received the mid point of the first electric capacity, the second electric capacity, and the other end of the first load is received the upper end of middle switches set; One end of the second load is received the mid point of the second electric capacity, the 3rd electric capacity, and the other end of the second load is received the lower end of middle switches set; Export as the first via at the two ends of the first load, and export as the second tunnel at the two ends of the second load; The voltage of the first electric capacity, the second electric capacity and the 3rd electric capacity is U dc/ 3.The former secondary of coupling inductance is substituted by the first inductance and two separate inductors of the second inductance.Adopt phase-shifting carrier wave PWM to control the opening and turn-offing of switching tube of upper switches set, middle switches set and lower switches set in described converter.
In the single-phase three switches set MMC inverters of the above-mentioned dual output without direct current biasing, in the single-phase three switches set MMC inverters of the described dual output without direct current biasing, the positive pole of the positive pole of DC power supply and the first electric capacity, the upper end of upper switches set connects, the lower end of upper switches set is connected with the Same Name of Ends on the former limit of coupling inductance, the non-same polarity on the former limit of coupling inductance is connected with the upper end of middle switches set, the lower end of middle switches set is connected with the Same Name of Ends of coupling inductance secondary, the non-same polarity of coupling inductance secondary is connected with the upper end of lower switches set, the negative pole of the lower end of lower switches set and the 3rd electric capacity, the negative pole of DC power supply, ground end connects, the positive pole of the 3rd electric capacity is connected with the negative pole of the second electric capacity, the positive pole of the second electric capacity is connected with the negative pole of the first electric capacity, one end of the first load is connected with the upper end of middle switches set, and the other end of the first load is connected with the positive pole of the second electric capacity, and one end of the second load is connected with the lower end of middle switches set, and the other end of b road load is connected with the negative pole of the second electric capacity.
In the single-phase three switches set MMC inverters of the above-mentioned dual output without direct current biasing, power switch unit is made up of the first switching tube, second switch pipe, the first diode, the second diode and electric capacity.Wherein, the positive pole of electric capacity is connected with the collector electrode of the first switching tube, the negative electrode of the first diode, the emitter of the first switching tube is connected with the anode of the first diode, the collector electrode of second switch pipe, the negative electrode of the second diode, and the emitter of second switch pipe is connected with the anode of the second diode, the negative pole of electric capacity; The collector electrode of second switch pipe is as the first output, and the emitter of second switch pipe is as the second output.
In the single-phase three switches set MMC inverters of the above-mentioned dual output without direct current biasing, the second output of i power switch unit of upper switches set is connected with the first output of i+1 power switch unit, and wherein i value is 1~N-1; The second output of i power switch unit of middle switches set is connected with the first output of i+1 power switch unit; The second output of i power switch unit of lower switches set is connected with the first output of i+1 power switch unit.
In the control method of the single-phase three switches set MMC inverters of the above-mentioned dual output without direct current biasing, in employing phase-shifting carrier wave PWM control, the switching tube of switches set, middle switches set and lower switches set opening and turn-offing; I power switch unit of upper switches set and i power switch unit of lower switches set adopt identical triangular wave as i carrier wave C i, wherein i value is 1~N; N carrier wave 360 °/N of lagging phase angle successively; The direct current biasing that first via output employing sine-wave superimposed value is 1/3 is as the first modulating wave R athe direct current biasing that the+1/3, second tunnel output employing sine-wave superimposed value is 1/3 is as the second modulating wave R b-1/3.
In above-mentioned control method, the first modulating wave R a+ 1/3 and i carrier wave C iobtain the control level of the second switch pipe gate pole of i power switch unit of upper switches set by the first comparator, as the first modulating wave R a+ 1/3 is greater than i carrier wave C itime, the first comparator output high level, as the first modulating wave R a+ 1/3 is less than i carrier wave C itime, the first comparator output low level, wherein the value of i is 1~N; The second modulating wave R b-1/3 and i carrier wave C iobtain the control level of the second switch pipe gate pole of i power switch unit of lower switches set by the second comparator, as the second modulating wave modulating wave R b-1/3 is less than i carrier wave C itime, the second comparator output high level, as the second modulating wave modulating wave R b-1/3 is greater than i carrier wave C itime, the second comparator output low level; The control level of the control level of second switch pipe gate pole of i power switch unit of upper switches set and the second switch pipe gate pole of i power switch unit of lower switches set obtains the control level of second switch pipe gate pole in i power switch unit of middle switches set by XOR gate; In each power switch unit of each switches set, the control level of second switch pipe gate pole obtains the control level of the first switching tube gate pole of this power switch unit after anti-phase.
Comprise with mode of operation (CF pattern) and alien frequencies mode of operation (DF pattern) frequently without the mode of operation of the single-phase three switches set MMC inverters of dual output of direct current biasing, in CF pattern, first via output is identical with the frequency of the second tunnel output, and amplitude is not identical; In DF pattern, frequency and the amplitude of first via output and the output of the second tunnel are all not identical.
Compared with prior art, the advantage the utlity model has is: have two-way N+1 level and exchange output, output current wave is of high quality, the voltage stress that in power switch unit, each switching tube bears is only the 1/N of DC bus-bar voltage, can ensure that the voltage that in the converter course of work, all switching tubes bear equates, has well solved the voltage-sharing of switching tube simultaneously.Compare with existing single-phase three switch converters, the two-way output of the single-phase three switches set MMC inverters of the dual output without direct current biasing provided by the utility model is N+1 level and exchanges output, and the quality of output AC waveform is greatly improved.In addition, the voltage stress bearing of each switching tube is only the 1/N of DC bus-bar voltage, and control method provided by the utility model equates the voltage that in the converter course of work, all switching tubes bear, well solved the voltage-sharing of switching tube, this will be very beneficial for the application in high pressure and large-power occasions without the single-phase three switches set MMC inverters of dual output of direct current biasing.Compare with existing MMC converter, the single-phase three switches set MMC inverters of the dual output without direct current biasing provided by the utility model have two-way exchange output, can be directly used in two different frequencies alternating current circuit be connected, greatly reduce engineering cost.
Brief description of the drawings
Fig. 1 is the circuit structure diagram of the single-phase three switches set MMC inverters of the dual output without direct current biasing of the present utility model;
Fig. 2 is the circuit structure diagram of the power switch unit of the single-phase three switches set MMC inverters of the dual output without direct current biasing of the present utility model;
Fig. 3 is the structure chart of the phase-shifting carrier wave PWM control method of the single-phase three switches set MMC inverters of the dual output without direct current biasing shown in Fig. 1;
Fig. 4 a, 4b are that the single-phase three switches set MMC inverters of the dual output without direct current biasing shown in Fig. 1 work in respectively CF pattern and the modulating wave of DF pattern and the relation of carrier wave;
Fig. 5 a, 5b are the simulation waveform figure that works in respectively CF pattern and DF pattern without the single-phase five level three switches set MMC inverters of dual output of direct current biasing.
Embodiment
For further setting forth content of the present utility model and feature, below in conjunction with accompanying drawing, concrete enforcement of the present utility model is described, but enforcement of the present utility model is not limited to this.
With reference to figure 1, the single-phase three switches set MMC inverters of the dual output without direct current biasing of the present utility model, comprise DC power supply U dc, the first capacitor C 1, the second capacitor C 2, the 3rd capacitor C 3, switch brachium pontis, the first load and the second load; Described switch brachium pontis is by upper switches set H, middle switches set M, lower switches set L and coupling inductance (L h: L l) be in series; Upper switches set H is by N power switch unit (SM h1, SM h2..., SM hN) be in series, middle switches set M is by N power switch unit (SM m1, SM m2..., SM mN) be in series, lower switches set L is by N power switch unit (SM l1, SM l2..., SM lN) be in series; One end of the first load is received the first capacitor C 1, the second capacitor C 2mid point, the other end of the first load is received the upper end o of middle switches set M; One end of the second load is received the second capacitor C 2, the 3rd capacitor C 3mid point, the other end of the second load is received the lower end p of middle switches set M; Export as the first via at the two ends of the first load, and export as the second tunnel at the two ends of the second load; The first capacitor C 1, the second capacitor C 2with the 3rd capacitor C 3voltage be U dc/ 3.Wherein, DC power supply U dcpositive pole and the first capacitor C 1the upper end o of positive pole, upper switches set H connect, the lower end p of upper switches set H and coupling inductance (L h: L l) former limit L hsame Name of Ends w connect, coupling inductance (L h: L l) former limit L hnon-same polarity a be connected with the upper end o of middle switches set M, the lower end p of middle switches set M and coupling inductance (L h: L l) secondary L lsame Name of Ends b connect, coupling inductance (L h: L l) secondary L lnon-same polarity z be connected with the upper end o of lower switches set L, the lower end p of lower switches set L and the 3rd capacitor C 3negative pole, DC power supply U dcnegative pole, hold n connect, the 3rd capacitor C 3positive pole and the second capacitor C 2negative pole connect, the second capacitor C 2positive pole and the first capacitor C 1negative pole connect; One end of the first load is connected with the upper end o of middle switches set M, the other end of the first load and the second capacitor C 2positive pole connect, one end of the second load is connected with the lower end p of middle switches set M, the other end of b road load and the second capacitor C 2negative pole connect.
Fig. 2 illustrates the circuit structure diagram of the power switch unit of the single-phase three switches set MMC inverters of the dual output without direct current biasing shown in Fig. 1.Power switch unit is by the first switching tube S 1, second switch pipe S 2, the first diode D 1, the second diode D 2and capacitor C sM.Wherein, capacitor C sMpositive pole and the first switching tube S 1collector electrode, the first diode D 1negative electrode connect, the first switching tube S 1emitter and the first diode D 1anode, second switch pipe S 2collector electrode, the second diode D 2negative electrode connect, second switch pipe S 2emitter and the second diode D 2anode, capacitor C sMnegative pole connect; Second switch pipe S 2collector electrode as the first output, second switch pipe S 2emitter as the second output.
As shown in Figure 1, i the power switch unit SM of upper switches set H hithe second output and i+1 power switch unit SM h (i+1)first output connect, wherein i value is 1~N-1; I the power switch unit SM of middle switches set M mithe second output and i+1 power switch unit SM m (i+1)first output connect; I the power switch unit SM of lower switches set L lithe second output and i+1 power switch unit SM l (i+1)first output connect.
As shown in Figure 1, the both end voltage of the first load and the second load is respectively:
u a = u an - 2 3 U dc = u L + u M - u H 2 - 1 6 U dc u b = u bn - 1 3 U dc = u L - u M - u H 2 + 1 6 U dc
In formula, u hfor the output voltage of upper switches set (H), u mfor the output voltage of upper switches set (M), u lfor the output voltage of lower switches set (L).
Again:
U dc / 6 U dc / 2 = 1 3 - - - ( 6 )
Known according to formula (6), the direct current biasing that first via output employing sine-wave superimposed value is 1/3 is as the first modulating wave R athe direct current biasing that the+1/3, second tunnel output employing sine-wave superimposed value is 1/3 is as the second modulating wave R b-1/3.
The single-phase three switches set MMC inverters of the dual output without direct current biasing shown in Fig. 1 adopt phase-shifting carrier wave PWM to control, as shown in Figure 3.The first modulating wave R a+ 1/3 and i carrier wave C iobtain i the power switch unit SM of upper switches set H by the first comparator hjsecond switch pipe S 2the control level S of gate pole hi, as the first modulating wave R a+ 1/3 is greater than i carrier wave C itime, the first comparator output high level, as the first modulating wave R a+ 1/3 is less than i carrier wave C itime, the first comparator output low level, wherein the value of i is 1~N; The second modulating wave R b-1/3 and i carrier wave C iobtain i the power switch unit SM of lower switches set L by the second comparator lisecond switch pipe S 2the control level S of gate pole li, as the second modulating wave modulating wave R b-1/3 is less than i carrier wave C itime, the second comparator output high level, as the second modulating wave modulating wave R b-1/3 is greater than i carrier wave C itime, the second comparator output low level; I the power switch unit SM of upper switches set H hjsecond switch pipe S 2the control level S of gate pole hii the power switch unit SM with lower switches set L lisecond switch pipe S 2the control level S of gate pole liobtain i the power switch unit SM of middle switches set M by XOR gate mimiddle second switch pipe S 2the control level S of gate pole mi; Second switch pipe S in each power switch unit of each switches set 2after the control level of gate pole is anti-phase, obtain the first switching tube S of this power switch unit 1the control level of gate pole.
Described control method can ensure described converter each time be carved with the output voltage U of N power switch unit sM=E, the output voltage U of 2N the true unit of power sM=0, meet U h+ U m+ U l=U dc, wherein E is electric capacity (C in each power switch unit sM) on voltage, and have E=U dc/ N.
Fig. 4 a illustrates that the single-phase three switches set MMC inverters of the dual output without direct current biasing shown in Fig. 1 work in the first modulating wave R under CF pattern a+ 1/3, the second modulating wave R b-1/3 and i carrier wave C irelation.Can find out from Fig. 4 a, first via output is identical with the electric voltage frequency of the second tunnel output, and the voltage magnitude maximum of first via output and the output of the second tunnel is 2/3.Fig. 4 b illustrates that the single-phase three switches set MMC inverters of the dual output without direct current biasing shown in Fig. 1 work in the first modulating wave R under DF pattern a+ 1/3, the second modulating wave R b-1/3 and i carrier wave C irelation.Can find out from Fig. 4 b, the electric voltage frequency of first via output and the output of the second tunnel is not identical, and the voltage magnitude of first via output and the output of the second tunnel is 1/3 to the maximum.
Fig. 5 a is the simulation waveform figure that the single-phase five level three switches set MMC inverters of dual output work in CF pattern, the voltage of the first load, voltage, the electric current of the first load and the electric current of the second load of the second load from top to bottom successively, identical with the power frequency of the second load from visible the first load of Fig. 5 a, the current amplitude of the first load and the second load is not identical; Fig. 5 b is the simulation waveform figure that the single-phase five level three switches set MMC inverters of dual output work in DF pattern, be successively from top to bottom the voltage of the first load, voltage, the electric current of the first load and the electric current of the second load of the second load, all not identical from power frequency and the amplitude of visible the first load of Fig. 5 b and the second load.
Above-described embodiment is preferably execution mode of the utility model; other any do not deviate from change, the modification done under Spirit Essence of the present utility model and principle, substitutes, combination, simplify; all should be equivalent substitute mode, within being included in protection range of the present utility model.

Claims (5)

1. without the single-phase three switches set MMC inverters of dual output of direct current biasing, it is characterized in that: comprise DC power supply (U dc), the first electric capacity (C 1), the second electric capacity (C 2), the 3rd electric capacity (C 3), switch brachium pontis, the first load and the second load; Described switch brachium pontis is in series by upper switches set (H), middle switches set (M), lower switches set (L) and coupling inductance; Upper switches set (H) is by N power switch unit (SM h1, SM h2..., SM hN) be in series, middle switches set (M) is by N power switch unit (SM m1, SM m2..., SM mN) be in series, lower switches set (L) is by N power switch unit (SM l1, SM l2..., SM lN) be in series, N is positive integer; One end of the first load is received the first electric capacity (C 1), the second electric capacity (C 2) mid point, the other end of the first load is received the upper end (o) of middle switches set (M); One end of the second load is received the second electric capacity (C 2), the 3rd electric capacity (C 3) mid point, the other end of the second load is received the lower end (p) of middle switches set (M); Export as the first via at the two ends of the first load, and export as the second tunnel at the two ends of the second load; The first electric capacity (C 1), the second electric capacity (C 2) and the 3rd electric capacity (C 3) voltage be U dc/ 3, U dcfor the voltage of DC power supply.
2. the single-phase three switches set MMC inverters of the dual output without direct current biasing according to claim 1, is characterized in that: the former limit of coupling inductance and secondary are by the first inductance (L h) and the second inductance (L l) two separate inductors substitute.
3. the single-phase three switches set MMC inverters of the dual output without direct current biasing according to claim 1, is characterized in that: DC power supply (U dc) positive pole and the first electric capacity (C 1) the upper end of positive pole, upper switches set (H) connect, the lower end of upper switches set (H) is connected with the Same Name of Ends (w) on the former limit of coupling inductance, the non-same polarity (a) on the former limit of coupling inductance is connected with the upper end of middle switches set (M), the lower end of middle switches set (M) and coupling inductance secondary (L l) Same Name of Ends (b) connect, the non-same polarity (z) of coupling inductance secondary is connected with the upper end of lower switches set (L), the lower end of lower switches set (L) and the 3rd electric capacity (C 3) negative pole, DC power supply (U dc) negative pole, hold (n) connect, the 3rd electric capacity (C 3) positive pole and the second electric capacity (C 2) negative pole connect, the second electric capacity (C 2) positive pole and the first electric capacity (C 1) negative pole connect; One end of the first load is connected with the upper end of middle switches set (M), the other end of the first load and the second electric capacity (C 2) positive pole connect, one end of the second load is connected with the lower end of middle switches set (M), the other end of b road load and the second electric capacity (C 2) negative pole connect.
4. the single-phase three switches set MMC inverters of the dual output without direct current biasing according to claim 1, is characterized in that: power switch unit is by the first switching tube (S 1), second switch pipe (S 2), the first diode (D 1), the second diode (D 2) and electric capacity (C sM) form; Wherein, electric capacity (C sM) positive pole and the first switching tube (S 1) collector electrode, the first diode (D 1) negative electrode connect, the first switching tube (S 1) emitter and the first diode (D 1) anode, second switch pipe (S 2) collector electrode, the second diode (D 2) negative electrode connect, second switch pipe (S 2) emitter and the second diode (D 2) anode, electric capacity (C sM) negative pole connect; Second switch pipe (S 2) collector electrode as the first output, second switch pipe (S 2) emitter as the second output.
5. the single-phase three switches set MMC inverters of the dual output without direct current biasing according to claim 1, is characterized in that: i power switch unit (SM of upper switches set (H) hi) the second output and i+1 power switch unit (SM h (i+1)) first output connect, wherein i value is 1 ~ N-1; I power switch unit (SM of middle switches set (M) mi) the second output and i+1 power switch unit (SM m (i+1)) first output connect; I power switch unit (SM of lower switches set (L) li) the second output and i+1 power switch unit (SM l (i+1)) first output connect.
CN201420056605.8U 2014-01-28 2014-01-28 Dual-output single-phase three-switch-group MMC inverter without direct current bias Withdrawn - After Issue CN203872080U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201420056605.8U CN203872080U (en) 2014-01-28 2014-01-28 Dual-output single-phase three-switch-group MMC inverter without direct current bias

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201420056605.8U CN203872080U (en) 2014-01-28 2014-01-28 Dual-output single-phase three-switch-group MMC inverter without direct current bias

Publications (1)

Publication Number Publication Date
CN203872080U true CN203872080U (en) 2014-10-08

Family

ID=51652999

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201420056605.8U Withdrawn - After Issue CN203872080U (en) 2014-01-28 2014-01-28 Dual-output single-phase three-switch-group MMC inverter without direct current bias

Country Status (1)

Country Link
CN (1) CN203872080U (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103762879A (en) * 2014-01-28 2014-04-30 华南理工大学 Dual-output single-phase three-switch-group MMC inverter without direct current bias and control method thereof
CN108880235A (en) * 2018-07-25 2018-11-23 华南理工大学 Single-input multi-output M switch group DC-DC converter and control method thereof

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103762879A (en) * 2014-01-28 2014-04-30 华南理工大学 Dual-output single-phase three-switch-group MMC inverter without direct current bias and control method thereof
CN103762879B (en) * 2014-01-28 2016-04-13 华南理工大学 Single-phase three switches set MMC inverter and the control methods thereof of dual output without direct current biasing
CN108880235A (en) * 2018-07-25 2018-11-23 华南理工大学 Single-input multi-output M switch group DC-DC converter and control method thereof

Similar Documents

Publication Publication Date Title
CN104242720A (en) Modular multilevel converter (MMC) of alternating current side cascading H-bridge
CN103762879B (en) Single-phase three switches set MMC inverter and the control methods thereof of dual output without direct current biasing
CN104092400A (en) Z-source three-level T-type inverter and modulating method thereof
CN204206015U (en) The mixing module combination multi-level converter of AC cascaded H-bridges
CN103326606A (en) One-phase five-level inverter
CN203872078U (en) N-output single-phase N+1 switch group MMC inverter
CN203827192U (en) Three-phase nine-switch group MMC AC-AC converter
CN203872080U (en) Dual-output single-phase three-switch-group MMC inverter without direct current bias
CN103762881A (en) Double-output single-phase three-switch-block MMC inverter and control method thereof
CN203872081U (en) Dual-output single-phase six-switch-group MMC inverter
CN203722506U (en) Double-output single-phase three-switch-group MMC inverter
CN104038076A (en) Three-phase nine-switch-group MMC AC/AC converter and method for controlling the same
CN203691277U (en) N-output single-phase 2N+2 switching group MMC (Modular Multilevel Converter) inverter
CN203722504U (en) N-output three-phase 3N+3 switch group MMC inverter
CN203827191U (en) 3N+3 switch group MMC AC-AC converter
CN103762863B (en) N inputs three-phase 3N+3 switches set MMC rectifier and control method thereof
CN203827206U (en) Nine-switch-group MMC hybrid converter
CN103825488A (en) Dual-output single-phase six-switch block MMC inverter and control method thereof
CN103762874A (en) Double-load three-phase nine-switch-block MMC inverter and control method thereof
CN203722498U (en) Double-output single-phase three-switch-group MMC rectifier
CN203691274U (en) N-input single-phase N+1 switching group MMC (Modular Multilevel Converter) rectifier
CN203691269U (en) N-input three-phase 3N+3 switching group MMC (Modular Multilevel Converter) rectifier
CN103780116B (en) N output single-phase N+1 switches set MMC inverter and control method thereof
CN203827194U (en) Single-phase six-switching group MMC AC-AC converter
CN203872074U (en) Dual-input single-phase six-switch-group MMC rectifier

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
AV01 Patent right actively abandoned

Granted publication date: 20141008

Effective date of abandoning: 20160413

C25 Abandonment of patent right or utility model to avoid double patenting