CN203774573U - SWD debugging interface device - Google Patents

SWD debugging interface device Download PDF

Info

Publication number
CN203774573U
CN203774573U CN201320771281.1U CN201320771281U CN203774573U CN 203774573 U CN203774573 U CN 203774573U CN 201320771281 U CN201320771281 U CN 201320771281U CN 203774573 U CN203774573 U CN 203774573U
Authority
CN
China
Prior art keywords
interface
swd
decreased
debugging interface
type structure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201320771281.1U
Other languages
Chinese (zh)
Inventor
曾新顺
于仲华
耿芳
宁占彬
索建民
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
State Grid Corp of China SGCC
Zhengzhou Power Supply Co of Henan Electric Power Co
Zhengzhou Huali Information Technology Co Ltd
Original Assignee
State Grid Corp of China SGCC
Zhengzhou Power Supply Co of Henan Electric Power Co
Zhengzhou Huali Information Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by State Grid Corp of China SGCC, Zhengzhou Power Supply Co of Henan Electric Power Co, Zhengzhou Huali Information Technology Co Ltd filed Critical State Grid Corp of China SGCC
Priority to CN201320771281.1U priority Critical patent/CN203774573U/en
Application granted granted Critical
Publication of CN203774573U publication Critical patent/CN203774573U/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Coupling Device And Connection With Printed Circuit (AREA)

Abstract

The utility model discloses an SWD debug interface connecting device. The SWD debug interface connecting device comprises five interface wires which respectively are a power source Vcc, ground Gnd, a data line SWDIO, a clock line SWDCLK and a reset control line Reset. With the SWD debug interface connecting device of the utility model adopted, the number of connecting wires between a debugger and a motherboard can be decreased with debugging normally performed; and when a CPU printed board is drawn, an area occupied by an SWD debugging interface can be decreased, and connecting lines between the SWD debugging interface and a CPU can be decreased, and therefore, cost can be reduced, and complexity in the drawing of the printed board can be decreased.

Description

SWD debugging interface jockey
technical field:
The utility model relates to the jockey of a kind of CPU debugger and cpu motherboard, particularly relates to a kind of SWD debugging interface jockey.
background technology:
Specially power transformation energy information acquisition terminal is the various Data acquisition and storage functions that realize around CPU, need to CPU be programmed and be debugged.Common debud mode has the double contact pin of the 2.54mm spacing of 20 or 14 pins, and these jockey pin numbers are many, and line is many, and the PCB area taking is large, connects relative complex.
utility model content:
Technical problem to be solved in the utility model is: overcome the deficiencies in the prior art, provide a kind of simple, easy to connect and reduce the SWD debugging interface jockey of connecting line quantity between debugger and mainboard.
The technical solution of the utility model is: a kind of SWD debugging interface jockey, contain five interface lines, described five interface lines be respectively power Vcc, Gnd, data wire SWDIO, clock line SWDCLK and reset control line Reset.
The two-port of described five interface lines is respectively jack type structure or plug-type structure.One port of described five interface lines is jack type structure, and another port is plug-type structure.
The beneficial effects of the utility model are:
1, the utility model can be realized when drawing CPU printed board, reduces the area that SWD debugging interface takies, the wiring quantity between minimizing and CPU, thus reduce costs, reduce the complexity while drawing printed board.
2, the utility model, in the situation that guaranteeing that debugging is normally carried out, reduces the connecting line quantity between debugger and mainboard, easy and simple to handle, efficiency is high.
3, the utility model is simple, easy to connect and reduce connecting line quantity between debugger and mainboard, is easy to promotion and implementation, has good economic benefit.
accompanying drawing explanation:
Fig. 1 is the leg signal key diagram of SWD debugging interface jockey;
Fig. 2 is the PCB encapsulation schematic diagram of the jockey of SWD debugging interface shown in Fig. 1.
embodiment:
Embodiment: referring to Fig. 1 and Fig. 2.
SWD debugging interface jockey contains five interface lines, wherein: five interface lines be respectively power Vcc, Gnd, data wire SWDIO, clock line SWDCLK and reset control line Reset.
The two-port of five interface lines is respectively jack type structure or plug-type structure.Or a port of five interface lines is jack type structure, another port is plug-type structure.
According to the signal designation shown in Fig. 1, be connected in the signal source that CPU is corresponding, according to the mode of Fig. 2, place PCB encapsulation, carry out PCB drafting.The signal of debugger is transferred according to the mode of Fig. 1, be connected on the pin that the upper Fig. 2 of PCB is corresponding, can debug, convenient and swift.

Claims (3)

1. a SWD debugging interface jockey, contains five interface lines, it is characterized in that: described five interface lines be respectively power Vcc, Gnd, data wire SWDIO, clock line SWDCLK and reset control line Reset.
2. SWD debugging interface jockey according to claim 1, is characterized in that: the two-port of described five interface lines is respectively jack type structure or plug-type structure.
3. SWD debugging interface jockey according to claim 1, is characterized in that: a port of described five interface lines is jack type structure, and another port is plug-type structure.
CN201320771281.1U 2013-12-01 2013-12-01 SWD debugging interface device Expired - Fee Related CN203774573U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201320771281.1U CN203774573U (en) 2013-12-01 2013-12-01 SWD debugging interface device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201320771281.1U CN203774573U (en) 2013-12-01 2013-12-01 SWD debugging interface device

Publications (1)

Publication Number Publication Date
CN203774573U true CN203774573U (en) 2014-08-13

Family

ID=51291726

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201320771281.1U Expired - Fee Related CN203774573U (en) 2013-12-01 2013-12-01 SWD debugging interface device

Country Status (1)

Country Link
CN (1) CN203774573U (en)

Similar Documents

Publication Publication Date Title
CN103218338B (en) The real-time many DSP debug system of a kind of signal processor system
CN201887290U (en) Universal debugging pinboard
CN203397348U (en) Novel memory-chip testing jig
CN203774573U (en) SWD debugging interface device
CN208351382U (en) Embedded main board and its core board
CN202534892U (en) USB connection interface converter
CN102610276A (en) SMBUS (System Management Bus) interface storage chip recording device
CN203012707U (en) USB (Universal Serial Bus) serial port three-in-one converter
CN201207291Y (en) U disc
CN202522996U (en) Low-cost server central processing unit (CPU) power supply module device
CN202421807U (en) Pluggable core control module
CN203013988U (en) Fast-correcting communication interface unit of AC sampling module
CN205721775U (en) A kind of embedded computer board based on ARM Cortex-A7 kernel
CN204650511U (en) A kind of Multifunctional main board diagnostic card
CN221008255U (en) Universal debugging device based on ARM processor
CN202797546U (en) Standard interface of radio module
CN104750582A (en) A debugger
CN213520545U (en) Novel USB slave device
CN204014271U (en) A kind of Novel black colloid for mobile phone USB flash disk
CN203275547U (en) Testing tool for touch screen
CN202512568U (en) Pinch plate design based on XMC connector
CN209460753U (en) A kind of usb data real-time monitoring apparatus based on FPGA
CN201903896U (en) Read-write device and terminal employing same
CN203773443U (en) AST2400 based management module
CN106021154A (en) Method for reading serial port data by using USB Type-C

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20140813

Termination date: 20191201