CN203521410U - Semiconductor device - Google Patents
Semiconductor device Download PDFInfo
- Publication number
- CN203521410U CN203521410U CN201320729823.9U CN201320729823U CN203521410U CN 203521410 U CN203521410 U CN 203521410U CN 201320729823 U CN201320729823 U CN 201320729823U CN 203521410 U CN203521410 U CN 203521410U
- Authority
- CN
- China
- Prior art keywords
- semiconductor device
- support column
- area
- interlayer insulating
- channel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
Landscapes
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Abstract
The utility model discloses a semiconductor device, which comprises a first zone and a second zone. The first zone comprises a plurality of stacked device units; adjacent device units of the plurality of device units are separated by an interlayer insulating layer; each device unit comprises a corresponding gate conductor; the second zone is near the first zone; the interlayer insulating layers and the gate conductors extend from the first zone to the second zone; the second zone comprises conductive channels respectively connecting the gate conductors and the wires; and the second zone also comprises supporting columns for supporting the interlayer insulating layers and the gate conductors. The supporting columns provide mechanical support for suspended layers in the manufacturing technology, and can be used for supporting the gate conductors in the final device, thereby improving the yield and reliability of the semiconductor device.
Description
Technical field
The utility model relates to semiconductor technology, more specifically, relates to the semiconductor device of three-dimensional structure.
Background technology
In recent years, owing to can improving exponentially integrated level, reducing chip area footprints and reduce costs, the semiconductor device of three-dimensional structure has caused widely to be paid close attention to.Especially in memory area, the progress of semiconductor fabrication process causes the characteristic size of semiconductor device more and more less, and result is more and more difficult by improving semiconductor fabrication process raising storage density.The memory of three-dimensional structure becomes the key that improves storage density.
Planar semiconductor device can be stacked into many levels, insulating barrier be set between adjacent aspect and provide interconnection to realize simple three-dimensional structure.The storage density of this three-dimensional storage can improve pro rata with aspect number.Or, can further memory cell self also be changed into vertical devices from planar device, this has reduced the chip area footprints of each memory cell, thereby further improves the storage density of memory.
NAND and NOR are two kinds of main non-volatile flash technology in the market.The write operation of flash memory can only be carried out in unit empty or that wiped.It is simple that nand flash memory is carried out erase operation, and NOR flash memory requires first positions all in object block to be all written as to 0 before wiping.Enable nand gate can be realized less memory cell, thereby reaches higher storage density.Nand flash memory and the NOR flash memory of three-dimensional structure are disclosed.
It should be noted that in the memory of three-dimensional structure, at memory cell array periphery, be also provided with contact area, for perpendicular interconnection being provided and drawing word line etc.The structure of contact area is more complicated than memory cell array region, comprising access opening and interlayer dielectric etc.As a result, contact area may be introduced additional impurity and electricity and mechanical defect, causes the memory cell array can not normal running.
Still expectation further improves the reliability of the semiconductor device of three-dimensional structure.
Utility model content
The purpose of this utility model is to provide a kind of three-dimensional semiconductor device of high reliability.
According to one side of the present utility model, a kind of semiconductor device is provided, comprises: first area, first area comprises stacking a plurality of device cells, the adjacent devices unit of described a plurality of device cells is separated by interlayer insulating film, and each device cell comprises corresponding grid conductor; And second area, second area and first area adjacency, described interlayer insulating film and described grid conductor extend to second area from first area, second area comprises the conductive channel respectively grid conductor being connected with wire, wherein, described second area also comprises for supporting the support column of described interlayer insulating film and described grid conductor.
Preferably, described a plurality of device cell comprises public vertical-channel.
Further preferably, described a plurality of device cells also comprise public core insulating barrier, and described vertical-channel is around described core insulating barrier.
Preferably, described support column comprises described vertical-channel and described core insulating barrier.
Preferably, a kind of form of described support column in amorphous silicon and polysilicon.
Further preferably, described semiconductor device also comprises Semiconductor substrate, and wherein said support column is comprised of polysilicon, and the bottom of described support column and Semiconductor substrate belong to same domain.
Preferably, in described support column, the distance between adjacent support column is less than 100 times of layer insulation layer thickness.
Preferably, when described interlayer insulating film 130 thickness are less than 50 nanometer, the distance in described support column between adjacent support column is less than or equal to 5 microns.
Preferably, described semiconductor device comprises Semiconductor substrate, and described support column embeds in described Semiconductor substrate at least in part.
Preferably, described a plurality of device cell is divided into stacking many levels, a plurality of device cells of each aspect are pressed row and column and are arranged, and the device cell that is positioned at same row comprises public grid conductor, and by another insulating barrier, are separated between the grid conductor of the device cell of adjacent column.
Preferably, at second area, the grid conductor of described a plurality of device cells is step-like, and the grid conductor of each aspect forms one-level step.
Preferably, described semiconductor device is nand memory, and at least some device cells in described a plurality of device cell form actual memory cell string, at least other device cell in described a plurality of device cells forms false memory cell string, and described support column is false memory cell string.
Preferably, described vertical-channel is the conforma layer in the opening of described first area, and described method also comprises: in the remaining space in the opening of described first area, form core insulating barrier.
Preferably, described support column and described vertical-channel form simultaneously, and have identical structure and material.
Preferably, described support column and described vertical-channel form independently, and have identical or different structure and/or material.
Preferably, after forming described grid conductor, also comprise: carry out repeatedly etching, thereby in second area, successively expose the grid conductor of every aspect downwards.
Preferably, in described repeatedly etched etching each time, block all grid conductors on upper strata completely, and expose a part for the grid conductor of next aspect of next-door neighbour.
According to semiconductor device of the present utility model, support column in manufacturing process for unsettled layer provides enough mechanical support, thereby improved the yield of semiconductor device, in final semiconductor device for supporting grid conductor, thereby improved the reliability of semiconductor device.
Accompanying drawing explanation
By the description to the utility model embodiment referring to accompanying drawing, above-mentioned and other objects of the present utility model, feature and advantage will be more clear, in the accompanying drawings:
Fig. 1 a and 1b show respectively according to the perspective view of the semiconductor device of an embodiment of the present utility model and vertical view;
Fig. 2-11 show respectively according to the sectional view in each stage of the manufacture method of the semiconductor device of an embodiment of the present utility model, wherein Fig. 2 a-11a illustrates along the vertical cross-section diagram of a direction, Fig. 2 b-11b illustrates the vertical cross-section diagram along another direction, and Fig. 9 c illustrates the vertical cross-section diagram with a modification of Fig. 9 b equidirectional.
Figure 12 shows according to the sectional view in a part of stage of the manufacture method of semiconductor device of the present utility model, and wherein Figure 12 a illustrates along the vertical cross-section diagram of a direction, and Figure 12 b illustrates the vertical cross-section diagram along another direction.
Figure 13 shows according to the vertical view of the support column layout in the contact zone of the semiconductor device of an embodiment of the present utility model; And
Figure 14 shows according to the vertical view of the support column layout in the contact zone of the semiconductor device of another embodiment of the present utility model.
Embodiment
Hereinafter with reference to accompanying drawing, the utility model is described in more detail.In each accompanying drawing, identical element adopts similar Reference numeral to represent.For the sake of clarity, the various piece in accompanying drawing is not drawn in proportion.In addition, may not shown some known part.For brevity, the semiconductor structure obtaining can be described in a width figure after several steps.
Be to be understood that, when the structure of outlines device, when one deck, region are called be positioned at another layer, another region " above " or when " top ", can refer to be located immediately at another layer, another is above region, or its and another layer, also comprise between another region other layer or region.And if by device upset, this one deck, a region will be positioned at another layer, another region " below " or " below ".
If be located immediately at another layer, another situation above region in order to describe, will adopt herein " directly exist ... above " or " ... above and with it in abutting connection with " form of presentation.
In this application, term " semiconductor structure " refers to the general designation of the whole semiconductor structure that forms in manufacturing each step of semiconductor device, comprises all layers or the region that have formed.Described hereinafter many specific details of the present utility model, for example structure of device, material, size, treatment process and technology, to more clearly understand the utility model.But just as the skilled person will understand, can realize the utility model not according to these specific details.
Unless particularly pointed out hereinafter, the various piece of semiconductor device can consist of the known material of those skilled in the art.Semi-conducting material for example comprises III-V family semiconductor, as GaAs, InP, GaN, SiC, and IV family semiconductor, as Si, Ge.Grid conductor can be formed by the various materials that can conduct electricity, for example metal level, doped polysilicon layer or comprise metal level and the stacked gate conductor of doped polysilicon layer or other electric conducting materials, for example, be TaC, TiN, TaSiN, HfSiN, TiSiN, TiCN, TaAlC, TiAlN, TaN, PtSix, Ni
3the combination of Si, Pt, Ru, W and described various electric conducting materials.Gate-dielectric can be by SiO
2or dielectric constant is greater than SiO
2material form, for example comprise oxide, nitride, oxynitride, silicate, aluminate, titanate.And gate-dielectric not only can be formed by the known material of those skilled in the art, also can adopt the material for gate-dielectric of exploitation in the future.
The utility model can present by various forms, below will describe some of them example.
With reference to Fig. 1 a and 1b, describe according to the schematic structure of the semiconductor device of an embodiment of the present utility model, wherein, the perspective view of semiconductor device has been shown in Fig. 1 a, the vertical view of semiconductor device has been shown in Fig. 1 b.In Fig. 1 b, also show the interception position of vertical cross-section diagram subsequently, wherein Fig. 2 a-12a is the vertical cross-section diagram along the line A-A intercepting through a line device cell, and Fig. 2 b-12b and 9c are the vertical cross-section diagrams along the line B-B intercepting through a row device cell.In addition, the wave in Fig. 2 b-12b and 9c represents only to illustrate a part for equivalent layer.
As shown in Fig. 1 a and 1b, semiconductor device 1000 comprises the device cell of 8 aspects, and each aspect comprises 3 row * 3 row device cell, altogether 72 device cells.In an example, semiconductor device 1000 is nand memories, and the device cell of top is string select transistor, and the device cell of bottommost is that ground connection is selected transistor, and the device cell of middle 6 aspects is memory cell, altogether 54 memory cell.6 memory cell of each group vertical stacking form a memory cell string, altogether 9 memory cell strings.Between the device cell of adjacent column, by interlayer insulating film 210, separated.Semiconductor device 1000 can comprise more or less aspect, row, column and device cell.For the sake of clarity, interlayer insulating film 130, the grid conductor 140 of the device cell in Fig. 1 a, the leftmost side one being listed as, and public interlayer dielectric 160, interlayer insulating film 210 decomposition of all device cells illustrate.
Particularly, semiconductor device 1000 comprises Semiconductor substrate 110.Semiconductor substrate 110 is for example silicon substrate.In an example, in Semiconductor substrate 110, form the first doped region 120 of N-type or P type.At semiconductor device 1000, be under the situation of nand memory, transistorized source region is selected as ground connection in the first doped region 120.
At cell array region 1000a(as shown in Figure 1 b), the second doped region 121 is connected with first group of wire 170 via conductive channel (via) 190.Conductive channel 190 is for example formed in the access opening (via hole) in interlayer insulating film 210.At contact area 1000b(as shown in Figure 1 b), vertical-channel 150 is not connected with external circuit, and instead, the grid conductor 140 of each aspect is connected with in second group of wire 180 one via conductive channel 200 respectively.Conductive channel 200 is for example formed in the access opening in interlayer insulating film 210.Therefore, the vertical-channel 150 in contact area 1000b and core insulating barrier 151 are as just support column.It should be noted that for clarity sake, Fig. 1 a with in 1b, only gone out the wire being connected with the grid conductor 140 of the device cell of three aspects in top, and the wire that the grid conductor 140 of the device cell of not shown bottom five aspects is connected.
At semiconductor device 1000, be under the situation of nand memory, first group of wire 170 be as the bit line BL of memory, and second group of wire 180 comprises that the string being connected with the grid conductor 140 of the string select transistor of top selects line SSL, a ground connection selection line GSL who is connected with the grid conductor 140 of the grounding transistor of bottommost and 6 word line WL that are connected respectively with the grid conductor 140 of memory cell.In cell array region 1000a, grid conductor 140, interlayer dielectric 160 have formed memory cell string and have selected transistor together with vertical-channel 150, and in contact area 1000b, grid conductor 140, interlayer dielectric 160 and vertical-channel 150 have formed false memory cell string and the false transistor of selecting, as support column.In alternative embodiment, can adopt independently support column to replace vertical-channel 150 and the core insulating barrier 151 in contact area 1000b.
With reference to Fig. 2-11, describe according to each stage of the manufacture method of the semiconductor device of an embodiment of the present utility model.
As shown in Fig. 2 a and 2b, in Semiconductor substrate 110, form sacrifice layer 111, then form interlayer insulating film 130, further repeat to form the step of sacrifice layer 111 and interlayer insulating film 130, thereby form the lamination of sacrifice layer 111 and interlayer insulating film 130.Sacrifice layer 111 can be comprised of the material with respect to Semiconductor substrate 110 and interlayer insulating film 130 selective removals.For example, Semiconductor substrate 110 is comprised of Si, and interlayer insulating film 130 is by SiO
2form, sacrifice layer 111 is comprised of SiGe, thereby in follow-up step, can adopt suitable etchant, with respect to Semiconductor substrate 110 and interlayer insulating film 130 selective removal sacrifice layers 111.
In order to form the device cell of 8 aspects, this lamination should comprise at least 8 sacrifice layers 111.Form sacrifice layer 110 and interlayer insulating film 130 and can adopt known depositing operation, as electron beam evaporation (EBM), chemical vapor deposition (CVD), ald (ALD), sputter etc.
Further, for example, on the surface of semiconductor structure, form photoresist mask, then carry out etching, by the lamination patterning of sacrifice layer 111 and interlayer insulating film 130 to form a plurality of openings 131.This etching can adopt dry etching, as ion beam milling etching, plasma etching, reactive ion etching, laser ablation, or by using the optionally wet etching of etchant solutions, etching that Open Side Down from photoresist mask is through all sacrifice layers 111 and interlayer insulating film 130, until Semiconductor substrate 110 surfaces stop.After etching, by dissolving or ashing in solvent, remove photoresist mask, as shown in Fig. 3 a and 3b.
Further, by above-mentioned known depositing operation, in sidewall and the bottom of opening 131, form vertical-channel 150, and further deposit core insulating barrier 151 with complete filling opening, as shown in Figs. 4a and 4b.Form vertical-channel 150 and can comprise that the above-mentioned known depositing operation of employing forms conforma layer in sidewall and the bottom of opening 131, make the remaining space of opening 131 be formed for holding the opening of core insulating barrier 151, or alternatively comprise and adopt the complete filling opening 131 of above-mentioned known depositing operation, be then etched with the opening that is formed for holding core insulating barrier 151.For example, vertical-channel 150 is comprised of Si, and core insulating barrier 151 is by SiO
2form.
Further, for example on the surface of semiconductor structure, form photoresist mask, then by above-mentioned etch process, by the lamination patterning of sacrifice layer 111 and interlayer insulating film 130 to be formed for separating the groove 152 of device cell of adjacent column of the semiconductor device 1000 of final formation.Then, via groove 152, further adopt optionally etch process, with respect to vertical-channel 150, interlayer insulating film 152 and Semiconductor substrate 110, remove sacrifice layer 111 completely, to form the opening 153 that extends laterally to vertical-channel 150.After etching, by dissolving or ashing in solvent, remove photoresist mask.Groove 152 exposes the part surface of vertical-channel 150 and interlayer insulating film 130 together with opening 153, as shown in Fig. 5 a and 5b.
In above-mentioned step, after removing sacrifice layer 111, interlayer insulating film 130 is unsettled with respect to the layer of below.At cell array region 1000a, the vertical-channel 150 of column and core insulating barrier 151 are together for interlayer insulating film 130 provides mechanical support.Unlike the prior art, in contact area 1000b, the vertical-channel 150 of column and core insulating barrier 151 are also together for interlayer insulating film 130 provides mechanical support.
Further, by isotropic depositing operation, via groove 152 and opening 153, on the exposed surface of vertical-channel 150 and interlayer insulating film 130, form conformal interlayer dielectric 160, as shown in Fig. 6 a and 6b.Meanwhile, this interlayer dielectric 160 has covered the top surface of semiconductor structure.Although in the drawings interlayer dielectric 160 is depicted as to individual layer, in fact interlayer dielectric 160 can be the conformal lamination forming through Multiple depositions.As mentioned above, at semiconductor device 1000, be under the situation of nand memory, interlayer dielectric 160 is the laminations that comprise tunneling medium layer, electric charge capture layer and barrier layer, for storing the electric charge that represents value data, interlayer dielectric 160 is also selected transistorized gate-dielectric as string select transistor and ground connection.
Further, by isotropic depositing operation, via groove 152, form the grid conductor 140 of filling opening 153.Form grid conductor 140 and can comprise that the above-mentioned known depositing operation of employing forms conforma layer in sidewall and the bottom of opening 153, the thickness of this conforma layer is enough to filling opening 153, and be not enough to filling groove 152, or alternatively can comprise and adopt the complete filling opening 153 of above-mentioned isotropic depositing operation and groove 152, then adopt anisotropic etch process to be etched with and again form groove 152, as shown in Fig. 7 a and 7b.
Further, via groove 152, carry out Implantation, in Semiconductor substrate 110, form the first doped region 120 of N-type (using N-type dopant, for example P, As) or P type (using P type dopant, for example B).Meanwhile, dopant also passes the top surface of interlayer dielectric 160, in top area formation second doped region 121 identical with the conduction type of the first doped region 120 of vertical-channel 150, as shown in Fig. 8 a and 8b.At semiconductor device 1000, be under the situation of nand memory, transistorized source region is selected as ground connection in the first doped region 120, and the second doped region 121 is as the drain region of string select transistor.
Further, for example on the surface of semiconductor structure, form photoresist mask, then in contact area 1000b, carry out etching, for example optionally remove the part that the one deck of top in interlayer insulating film 130 is not blocked by photoresist mask, and the appropriate section of interlayer dielectric 160, thereby the grid conductor 140 below exposing.After etching, by dissolving or ashing in solvent, remove photoresist mask.Then, repeat to form the step of photoresist mask, selective etch and removal photoresist mask, in contact area 1000b, successively expose the grid conductor 140 of each aspect downwards, as shown in Fig. 9 a and 9b.When each etching, block all grid conductors 140 on upper strata completely, and expose a part for the grid conductor 140 of next aspect of next-door neighbour, the grid conductor 140 of final structure at all levels is step-like, and the grid conductor 140 of each aspect forms one-level step.In this etching step, not only expose the grid conductor 140 of each layer, also the part that vertical-channel 150 and core insulating barrier 151 are positioned at corresponding grid conductor 140 tops has been removed in etching.
Fig. 9 c illustrates the vertical cross-section diagram with a modification of Fig. 9 b equidirectional, and the part that wherein vertical-channel 150 and core insulating barrier 151 are positioned at corresponding grid conductor 140 tops is not removed.Compare with the modification shown in Fig. 9 c, the embodiment shown in Fig. 9 b is preferred, because remove the bossing of vertical-channel 150 and insulating barrier 151, is conducive to improve subsequently the conductor layer of deposition and/or the coverage rate of interlayer insulating film.
Then, by above-mentioned known depositing operation, on the surface of semiconductor structure, form interlayer insulating film 210, and further carry out mechanical planarization (for example chemico-mechanical polishing), to obtain even curface, as shown in Figure 10 a and 10b.Interlayer insulating film 210 filling grooves 152, and separate the device cell of adjacent column of the semiconductor device 1000 of final formation.At cell array region 1000a, interlayer insulating film 210 covers the top surface of interlayer dielectric 160.In contact area 1000b, interlayer insulating film 210 covers the exposed surface of step-like grid conductor 140.
Further, for example on the surface of semiconductor structure, form photoresist mask, by above-mentioned etch process, in cell array region 1000a, interlayer insulating film 210 and interlayer dielectric 160 patternings are arrived to the access opening of the second doped region 121 with formation, in contact area 1000b, insulating barrier 201 patternings are arrived to the access opening of grid conductor 140 with formation.
Then, by above-mentioned known depositing operation, form conductor layer, this conductor layer is filling channel hole at least.Using interlayer insulating film 210 as stop-layer, carry out mechanical planarization (for example chemico-mechanical polishing), remove the part that conductor layer is positioned at access opening outside, in cell array region 1000a, form conductive channel 190, in contact area 1000b, form conductive channel 200.
Then, by above-mentioned known depositing operation, on interlayer insulating film 210, again form conductor layer, conductor layer is patterned to first group of wire 170 and second group of wire 180, as shown in Figure 11 a and 11b.First group of wire 170 is arranged in cell array region 1000a, contacts with conductive channel 190.Second group of wire 180 is arranged in contact area 1000b, contacts with conductive channel 200.As previously mentioned, at semiconductor device 1000, be under the situation of nand memory, first group of wire 170 be as the bit line BL of memory, and second group of wire 180 comprises that the string being connected with the grid conductor 140 of the string select transistor of top selects line SSL, a ground connection selection line GSL who is connected with the grid conductor 140 of the grounding transistor of bottommost and 6 word line WL that are connected respectively with the grid conductor 140 of memory cell.
With reference to Figure 12, describe according to a part of stage of the manufacture method of the semiconductor device of an embodiment of the present utility model.
After the step shown in Fig. 2-3, replace the step shown in Fig. 4, in the opening 131 of cell array region 1000a, the pillared vertical-channel 150 of shape and core insulating barrier 151 form additional support column 154, as shown in figure 12 in the opening 131 of contact area 1000b.The later step of the method is identical with the step shown in Fig. 5-11.
In the step shown in Fig. 4, vertical-channel 150 and core insulating barrier 151 are as support column.Different with it, in the step shown in Figure 12, formed independently support column 154, therefore can be for the required mechanical support demand of contact area 1000b, for support column 154 is selected suitable material and layout.
In a preferred embodiment, for improving bonding between support column 154 and Semiconductor substrate 110, can first deposition of amorphous silicon filling opening 131, then anneal amorphous silicon is converted into polysilicon.The lower area of support column 154 will be at least in part with Semiconductor substrate as crystal seed epitaxial growth, thereby form the similar domain of substrate crystal structure.Because lower area and the Semiconductor substrate 110 of support column 154 belongs to same domain, therefore can strengthen bonding between support column 154 and Semiconductor substrate 110, thereby realize more solid support column arrangement.
In another preferred embodiment, for improving bonding between support column 154 and Semiconductor substrate 110, can be when etching form opening 131, the bottom of this opening 131 is extended in Semiconductor substrate 110 and form groove.The support column 154 forming subsequently will partly embed in Semiconductor substrate 110, thereby can further increase the stability of support column.
With reference to Figure 13 and 14, describe according to the support column layout in the contact zone of semiconductor device of the present utility model.For clarity sake, the interlayer insulating film 130 of not shown in the drawings semiconductor device 1000, grid conductor 140, interlayer dielectric 160, the first doped region 120, conductive channel 190, first group of wire 170 and second group of wire 180.
In cell array region 1000a, vertical-channel 150 and core insulating barrier 151 are public parts of a plurality of device cells of vertical stacking, for described a plurality of device cells provide the channel region being connected in series along stacking direction, and be connected with first group of wire 170, in contact area 1000b, in contact area 1000b, vertical-channel 150 and core insulating barrier 151 be as just support column, and be electrically connected to external circuit.At semiconductor device 1000, be under the situation of nand memory, in cell array region 1000a, grid conductor 140, interlayer dielectric 160 have formed memory cell string and have selected transistor together with vertical-channel 150, and in contact area 1000b, grid conductor 140, interlayer dielectric 160 and vertical-channel 150 have formed false memory cell string and the false transistor of selecting.As previously mentioned, in alternative embodiment, can adopt independently support column to replace vertical-channel 150 and the core insulating barrier 151 in contact area 1000b.
In addition, in cell array region 1000a, device cell is pressed row and column and is arranged, and the device cell of adjacent column is separated by groove 152.In contact area 1000b, not only comprise the support column that vertical-channel 150 and core insulating barrier 151 forms, and comprise from grid conductor and extending upward so that the conductive channel 200 being electrically connected to second group of wire 180.In order to minimize the chip area footprints of device cell, column width W is less than 200 nanometers conventionally.Therefore, in a preferred embodiment, in contact area 1000b, conductive channel 200 forms a line with vertical-channel 150 and core insulating barrier 151, contribute to like this to reduce column width, thereby realize, reduce chip area footprints, increase device density, distance between adjacent support column (being vertical-channel 150 and the core insulating barrier 151 in contact area 1000b) is represented by d, as shown in Figure 13 and 14.
In the layout shown in Figure 13, a conductive channel 200 is set between adjacent support column.In the layout shown in Figure 14,4 conductive channels 200 are set between adjacent support column.Obviously, at the conductive channel 200 that more than 1 any amount can be set between adjacent support column.
The layout of support column should be the unsettled layer (for example, interlayer insulating film 130) occurring in the manufacturing process of semiconductor device 1000 enough mechanical support is provided, and in final device also for supporting grid conductor 140.
Preferably, the quantity of the conductive channel between adjacent support column 200 is less than or equal to 10.
Preferably, according to the thickness of unsettled layer, change the distance of support column.At unsettled layer, be under the situation of interlayer insulating film 130, if the thickness of interlayer insulating film 130 reduces, the mechanical strength variation of this layer, therefore need to reduce the distance between support column.
Further preferably, the distance between support column is less than 100 times of interlayer insulating film 130 thickness.When interlayer insulating film 130 thickness are less than 50 nanometer, preferably, the distance d between adjacent support column is less than or equal to 5 microns.
In above description, for ins and outs such as the composition of each layer, etchings, be not described in detail.Can be by various technological means but it will be appreciated by those skilled in the art that, form layer, region of required form etc.In addition, in order to form same structure, those skilled in the art can also design and the not identical method of method described above.In addition, although describing respectively above each embodiment, this and the measure in each embodiment that do not mean that can not advantageously be combined with.
Above embodiment of the present utility model is described.But these embodiment are only used to the object of explanation, and are not intended to limit scope of the present utility model.Scope of the present utility model is limited by claims and equivalent thereof.Do not depart from scope of the present utility model, those skilled in the art can make multiple substituting and modification, within these substitute and revise and all should drop on scope of the present utility model.
Claims (10)
1. a semiconductor device, is characterized in that, comprising:
First area, first area comprises stacking a plurality of device cells, the adjacent devices unit of described a plurality of device cells is separated by interlayer insulating film, and each device cell comprises corresponding grid conductor; And
Second area, second area and first area adjacency, described interlayer insulating film and described grid conductor extend to second area from first area, and second area comprises the conductive channel respectively grid conductor being connected with wire,
Wherein, described second area also comprises for supporting the support column of described interlayer insulating film and described grid conductor.
2. semiconductor device according to claim 1, is characterized in that, described a plurality of device cells comprise public vertical-channel.
3. semiconductor device according to claim 2, is characterized in that, described a plurality of device cells also comprise public core insulating barrier, and described vertical-channel is around described core insulating barrier.
4. semiconductor device according to claim 3, is characterized in that, described support column comprises described vertical-channel and described core insulating barrier.
5. semiconductor device according to claim 1, is characterized in that, a kind of form of described support column in amorphous silicon and polysilicon.
6. semiconductor device according to claim 5, is characterized in that, also comprises Semiconductor substrate, and wherein said support column is comprised of polysilicon, and the bottom of described support column and Semiconductor substrate belong to same domain.
7. semiconductor device according to claim 1, is characterized in that, the distance in described support column between adjacent support column is less than 100 times of layer insulation layer thickness.
8. semiconductor device according to claim 7, is characterized in that, when described interlayer insulating film 130 thickness are less than 50 nanometer, the distance in described support column between adjacent support column is less than or equal to 5 microns.
9. semiconductor device according to claim 1, is characterized in that, described semiconductor device comprises Semiconductor substrate, and described support column embeds in described Semiconductor substrate at least in part.
10. semiconductor device according to claim 2, it is characterized in that, described semiconductor device is nand memory, and at least some device cells in described a plurality of device cell form actual memory cell string, at least other device cell in described a plurality of device cell forms false memory cell string, and described support column is false memory cell string.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201320729823.9U CN203521410U (en) | 2013-11-18 | 2013-11-18 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201320729823.9U CN203521410U (en) | 2013-11-18 | 2013-11-18 | Semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
CN203521410U true CN203521410U (en) | 2014-04-02 |
Family
ID=50380297
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201320729823.9U Expired - Fee Related CN203521410U (en) | 2013-11-18 | 2013-11-18 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN203521410U (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103594475A (en) * | 2013-11-18 | 2014-02-19 | 唐棕 | Semiconductor device and manufacturing method thereof |
CN109729742A (en) * | 2016-09-29 | 2019-05-07 | 英特尔公司 | The inversion ladder contact improved for the 3D density for stacking device |
CN112242396A (en) * | 2019-07-16 | 2021-01-19 | 爱思开海力士有限公司 | Semiconductor memory device |
-
2013
- 2013-11-18 CN CN201320729823.9U patent/CN203521410U/en not_active Expired - Fee Related
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103594475A (en) * | 2013-11-18 | 2014-02-19 | 唐棕 | Semiconductor device and manufacturing method thereof |
WO2015070817A1 (en) * | 2013-11-18 | 2015-05-21 | ZONG, Tang | Semiconductor device and method for manufacturing the same |
CN103594475B (en) * | 2013-11-18 | 2016-08-24 | 唐棕 | Semiconductor device and manufacture method thereof |
CN109729742A (en) * | 2016-09-29 | 2019-05-07 | 英特尔公司 | The inversion ladder contact improved for the 3D density for stacking device |
CN109729742B (en) * | 2016-09-29 | 2023-08-04 | 英特尔公司 | Inverted step contact for density improvement of 3D stacked devices |
CN112242396A (en) * | 2019-07-16 | 2021-01-19 | 爱思开海力士有限公司 | Semiconductor memory device |
CN112242396B (en) * | 2019-07-16 | 2024-05-24 | 爱思开海力士有限公司 | Semiconductor memory device with a memory cell having a memory cell with a memory cell having a memory cell |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103594475A (en) | Semiconductor device and manufacturing method thereof | |
US11121149B2 (en) | Three-dimensional memory device containing direct contact drain-select-level semiconductor channel portions and methods of making the same | |
US11309332B2 (en) | Three-dimensional memory device containing ferroelectric memory elements encapsulated by transition metal-containing conductive elements and method of making thereof | |
US10026611B2 (en) | Semiconductor devices | |
US10861869B2 (en) | Three-dimensional memory device having a slimmed aluminum oxide blocking dielectric and method of making same | |
US10453798B2 (en) | Three-dimensional memory device with gated contact via structures and method of making thereof | |
US10347647B1 (en) | Three-dimensional memory device containing multi-threshold-voltage drain select gates and method of making the same | |
CN106024794B (en) | Semiconductor device and method for manufacturing the same | |
CN203760476U (en) | Semiconductor device | |
CN205542903U (en) | Non -volatile ic memory unit and resistive random access storage structure | |
US9543307B2 (en) | Vertical memory devices and methods of manufacturing the same | |
US11101288B2 (en) | Three-dimensional memory device containing plural work function word lines and methods of forming the same | |
KR20120068392A (en) | Method for manufacturing non-volatile memory device and contact plug of semiconductor device | |
US10804282B2 (en) | Three-dimensional memory devices using carbon-doped aluminum oxide backside blocking dielectric layer for etch resistivity enhancement and methods of making the same | |
US11244953B2 (en) | Three-dimensional memory device including molybdenum word lines and metal oxide spacers and method of making the same | |
US20200219896A1 (en) | Three-dimensional memory device containing a replacement buried source line and methods of making the same | |
US20220230917A1 (en) | Three-dimensional memory device containing self-aligned lateral contact elements and methods for forming the same | |
US20210159169A1 (en) | Three-dimensional memory device containing structures for enhancing gate-induced drain leakage current and methods of forming the same | |
US20200219895A1 (en) | Three-dimensional memory device containing a replacement buried source line and methods of making the same | |
US11063063B2 (en) | Three-dimensional memory device containing plural work function word lines and methods of forming the same | |
US11335790B2 (en) | Ferroelectric memory devices with dual dielectric confinement and methods of forming the same | |
WO2021118627A1 (en) | Three-dimensional memory device containing plural work function word lines and methods of forming the same | |
CN203521410U (en) | Semiconductor device | |
US20220406793A1 (en) | Three-dimensional memory device and method of making thereof using double pitch word line formation | |
WO2020146051A1 (en) | Three-dimensional memory device containing a replacement buried source line and methods of making the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20140402 Termination date: 20181118 |
|
CF01 | Termination of patent right due to non-payment of annual fee |