CN203433510U - Standard instrument bus embedded controller based on ETX (End-of-Text) module - Google Patents
Standard instrument bus embedded controller based on ETX (End-of-Text) module Download PDFInfo
- Publication number
- CN203433510U CN203433510U CN201320598492.XU CN201320598492U CN203433510U CN 203433510 U CN203433510 U CN 203433510U CN 201320598492 U CN201320598492 U CN 201320598492U CN 203433510 U CN203433510 U CN 203433510U
- Authority
- CN
- China
- Prior art keywords
- bus
- gate array
- programmable gate
- interface
- field programmable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Tests Of Electronic Circuits (AREA)
Abstract
The utility model relates to the related technical field of automatic testing equipment of complex systems, in particular to a standard instrument bus embedded controller based on an ETX (End-of-Text) module. The standard instrument bus embedded controller comprises a main control computer module 1, a PCI ( Peripheral Component Interconnected) bus controller 2, a field-programmable gate array 4, a VXI plate structure custom bus 5 and a crystal oscillator module 8, wherein the main control computer module 1 is connected with the field-programmable gate array 4 through the PCI bus controller 2, and is used for providing a human-computer interaction interface; the PCI bus controller 2 is used for converting PCI bus signals of the main control computer module 1 to local bus signals and sending the signals to the field-programmable gate array 4. According to the standard instrument bus embedded controller based on the ETX module, the field-programmable gate array is adopted to convert the PCI bus signals to the VXI bus signals, so that the commands of the main control computer module can be successfully explained to the VXI signals.
Description
Technical field
The utility model relates to complication system ATE (automatic test equipment) correlative technology field, particularly a kind of reference instrument bus embedded type controller based on ETX module.
Background technology
In the later stage eighties 20th century, apparatus manufacturer finds that gpib bus and VME bus product cannot meet the demand of military TT&C system again.In this case, five internationally famous instrument companies such as HP, Tekronix have set up VXIbus association, and in 1987 years, have issued first version of VXI standard.Several times modification and perfect, was received to IEEE-1155-1992 standard with 1992 by IEEE.
VXI plate structure bus instrument system is a kind of standard bus system that is applicable to modular instrument, it is the outstanding platform of 21 century Auto-Test System, it organically combines computer technology, digital interface technology and apparatus measures technology, and has concentrated a lot of specialities of intelligent instrument, personal instrument and Auto-Test System.Because it has good interoperability, data transmission rate is high, mobility good and the feature such as software structure standardization, be easy to be integrated into the Auto-Test System of different purposes, be widely used in recent years the fields such as space flight measurement and control, military beforehand research and standard metering.VXI plate Structures System embedded controller, as the nucleus module of VXI test platform, is being undertaken the control and management work of whole test macro.Existing VXI plate Structures System embedded controller complex structure, fails to solve embedded controller communication and control, the realization of the sophisticated functions circuit such as task scheduling, information processing and bus interface conversion.
Utility model content
Based on this, for prior art, fail to realize the technical matters that embedded controller carries out information processing and bus interface conversion, a kind of reference instrument bus embedded type controller based on ETX module is provided.
A reference instrument bus embedded type controller for ETX module, comprising:
Main control computer module, pci bus controller, field programmable gate array, VXI plate structure self-defined bus and crystal oscillator module, wherein:
Described main control computer module is connected with field programmable gate array by pci bus controller, described main control computer module is used for providing human-computer interaction interface, and described pci bus controller is for being converted to the pci bus signal of main control computer module local bus signal and sending to field programmable gate array;
Described field programmable gate array one end is connected with pci bus controller, the other end is connected with VXI plate structure self-defined bus, for by the local bus signal of pci bus controller according to VXI protocol conversion for adapting to the vxi bus signal of the VXI plate structure self-defined bus of described vxi bus;
Described crystal oscillator module is connected with field programmable gate array with pci bus controller, to pci bus controller and field programmable gate array, provides clock and synchronizing signal.
Preferably, described main control computer module is ETX module.
Preferably, described field programmable gate array receives and responds the interruption that main control computer module is sent.
Preferably, also comprise: the expansion I/O interface being connected with described field programmable gate array.
Preferably, described field programmable gate array is connected with described expansion I/O interface by four tunnel tri-state differential transmitters, receiver/driver chip.
Preferably in, described expansion I/O interface, comprise two synchronous serial interfaces and at least one parallel I/O interface.
Preferably, described field programmable gate array comprises provides the difference control port of difference control and the detection signal port that signal is detected, described four tunnel tri-state differential transmitters are connected with described difference control port, and described receiver/driver chip is connected with described detection signal port.
Preferably, also comprise: the chip controls signaling interface being connected with described field programmable gate array, described field programmable gate array provides chip controls signal to chip controls signaling interface.
Preferably, described chip controls signaling interface comprises: multichannel single end testing point interface, monitor signal interface, FPGA reset signal interface, LED display interface, jtag bus interface.
Preferably, also comprise the bus transceiver/buffer chip being connected with field programmable gate array, described field programmable gate array is connected with external button bus interface by bus transceiver/buffer chip.
The utility model, by adopting field programmable gate array that pci bus signal is converted to vxi bus signal, makes the order of main control computer module can successfully be construed to VXI signal.Solved embedded controller communication and control, the problem of implementation of the sophisticated functions circuit such as task scheduling, information processing and bus interface conversion, is conducive to applying of vxi bus instrument system.Can be conveniently used in the field vxi bus test platforms such as industrial automation detection, space flight measurement and control, military beforehand research and standard metering, as the embedded controller of platform, realize the management of whole system and control.
Accompanying drawing explanation
Fig. 1 is the structural representation of a kind of reference instrument bus embedded type controller based on ETX module of the utility model;
Fig. 2 is the inner structure schematic diagram of field programmable gate array 4 in example of the utility model;
Fig. 3 be a kind of reference instrument bus embedded type controller based on ETX module of the utility model external interface figure wherein: X3 is VGA interface, and X4 is PS/2, and X5 is serial ports, and X6 is 100 core J30 self-defined bus interfaces;
Fig. 4 is the structured flowchart of an example of the utility model.
Embodiment
Below in conjunction with the drawings and specific embodiments, the utility model is described in more detail.
The structural representation that is illustrated in figure 1 a kind of reference instrument bus embedded type controller based on ETX module of the utility model, comprising:
Main control computer module 1, pci bus controller 2, field programmable gate array 4, VXI plate structure self-defined bus 5 and crystal oscillator module 8, wherein:
Described main control computer module 1 is connected with field programmable gate array 4 by pci bus controller 2, described main control computer module 1 is for human-computer interaction interface is provided, and described pci bus controller is for being converted to the pci bus signal of main control computer module 1 local bus signal and sending to field programmable gate array 4;
Described field programmable gate array 4 one end are connected with pci bus controller 2, the other end is connected with VXI plate structure self-defined bus 5, for by the local bus signal of pci bus controller 2 according to VXI protocol conversion for adapting to the vxi bus signal of the VXI plate structure self-defined bus 5 of described vxi bus;
Described crystal oscillator module 8 is connected with field programmable gate array 4 with pci bus controller 2, to pci bus controller 2 and field programmable gate array 4, provides clock and synchronizing signal.
In an embodiment, described main control computer module 1 is ETX module therein.
In an embodiment, described field programmable gate array 4 receives and responds the interruption that main control computer module 1 is sent therein.
In an embodiment, also comprise therein: the expansion I/O interface 6 being connected with described field programmable gate array 4.
In an embodiment, described field programmable gate array 4 is connected with described expansion I/O interface 6 by four tunnel tri-state differential transmitters, receiver/driver chip therein.
In an embodiment, described expansion I/O interface 6 comprises two synchronous serial interfaces and at least one parallel I/O interface therein.
Therein in an embodiment, described field programmable gate array 4 comprises provides the difference control port of difference control and the detection signal port that signal is detected, described four tunnel tri-state differential transmitters are connected with described difference control port, and described receiver/driver chip is connected with described detection signal port.
In an embodiment, also comprise therein: with the chip controls signaling interface 7 that described field programmable gate array 4 is connected, described field programmable gate array 4 provides chip controls signal to chip controls signaling interface 7.
In an embodiment, described chip controls signaling interface 7 comprises therein: multichannel single end testing point interface, monitor signal interface, FPGA reset signal interface, LED display interface, jtag bus interface.
In an embodiment, also comprise the bus transceiver/buffer chip being connected with field programmable gate array 4 therein, described field programmable gate array 4 is connected with external button bus interface by bus transceiver/buffer chip.
As an example, main control computer module 1 can adopt Kontron ETX module, and this module is general single card microcomputer, and in-built Windows XP operating system, has good human-computer interaction interface.USB, VGA, PS/2, LAN, the ide interface of standard are externally provided.It is connected with programmable gate array FPGA 4 by pci bus controller 2.The PCI9054 bus controller that pci bus controller 2 can select PLX Tech company to provide, this controller is a kind of support 32bit/33MHzPCI bus bridge chip, local bus is supported multiplexing/non-multiplexing 32 bit address/data, supports holotype, from pattern and DMA transmission mode.In the utility model, adopt C pattern (MODE[1:0]=00), convert the pci bus bridge joint of main control computer module 1 to this locality (LOCAL) and isa bus, realize the Control on Communication of main control computer module 1 and on-site programmable gate array FPGA 4.
Field programmable gate array 4 is selected the Cyclone series on-site programmable gate array FPGA of U.S. ALTERA company, its cut-away view as shown in Figure 2, be used for the communication and control with main control computer module 1, task scheduling, information processing, realize pci bus to interface conversion and the control of vxi bus, wherein VXI interface is the key that realizes VXI agreement, it is responsible for local bus to be converted to vxi bus, the functional block that this module comprises is: interruption, arbitration, data width are controlled (D08, D16, D32), the driving of Module recognition (MODID) line, triggering etc.In the utility model, field programmable gate array 4 adopts vhdl code control gate array to realize bus controller interface function, VXI plate structure self-defined bus conversion as the pci bus from field programmable gate array 4 one end to the other end, realizes VXI plate structure self-defined bus 5 functions.
By the interior difference that realizes of programmable gate array 4 at the scene, control and detection signal logic function, make VXI plate structure self-defined bus embedded controller of the present utility model that the control of LVDS differential signal and extension of detecting capability I/O interface 6 are externally provided.During specific implementation, adopt DS26C31/C32 tetra-tunnel tri-state differential transmitters, receiver/driver chip to control the difference of field programmable gate array 4 and detection signal port is expanded and realized 1,2 and 16 bit parallel I/O mouths of two synchronous serial interfaces, by 74HLVTH16224 bus transceiver/buffer chip, make it have external button bus interface simultaneously.
In addition, field programmable gate array 4 is programmed, make it externally provide chip controls signal to chip controls signaling interface 7, comprise 20 road single end testing point interfaces, monitor signal interface, FPGA reset signal interface, LED display interface, jtag bus interface.
In the utility model, power module 3 is multiple power source module, and major function is to provide driving power to VXI plate structure self-defined bus embedded controller of the present utility model.Crystal oscillator module 8 provides clock and synchronizing signal to pci bus controller 2, field programmable gate array 4.
Table 1~3 are depicted as part of interface, pin definitions and the function of the VXI plate structure self-defined bus embedded controller of the utility model embodiment.
In VXI plate structure self-defined bus 5, the B of P1 and P2 is capable consistent with the definition of VME bus pin, comprise (1) data transmission bus: data bus (D31-D0), address bus (A31-A0), address are revised symbol (AM5-AM0), read/write and controlled (WRITE), acknowledge interrupt (IACK), address strobe (AS), word length (LWORD), data strobe (DS0, DS1), data and transmit and reply (DTACK), bus make mistakes (BERR); (2) arbitration bus: bus request (BR0-BR3), bus busy (BBSY), bus allow output (BG0OUT-BG3OUT), bus to remove (BCLK), bus permission input (BG0IN-BG3IN); (3) interrupt bus: interrupt request (IRQ1-IRQ7), acknowledge interrupt (IACK), acknowledge interrupt input (IACKIN), acknowledge interrupt output (IACKOUT); System clock 16MHz(SYSCLK), lost efficacy (ACFAIL), 5V power supply (+5V), 12V power supply (+12V) ,-12V power supply (12V), 5V standby power supply (+5VSTDBY) of system reset (SYSRST), thrashing (SYSYFAIL), AC power repeat no more (4) common bus:.
Here the A, the C that list P2 are capable, JTAG and J30 connector part pin definitions and function.
Table 1VXI plate structure self-defined bus P2 part pin definitions and function
Number of pins | Row A | Remarks | Row C | Remarks |
1 | ECLTRG0 | Parallel trigger line | CLK10+ | 10MHz clock line |
2 | -2V | 2V power supply | CLK10- | 10MHz clock line |
3 | ECLTRG1 | Parallel ECL triggers line | GND | ? |
4 | GND | ? | -5.2V | -5.2 |
5 | MODID12 | Module recognition line | LBUSC00 | Local bus |
6 | MODID11 | Module recognition line | LBUSC01 | Local bus |
7 | -5.2V | -5.2V power supply | GND | ? |
8 | MODID10 | Module recognition line | LBUSC02 | Local bus |
9 | MODID09 | Module recognition line | LBUSC03 | Local bus |
10 | GND | ? | GND | ? |
11 | MODID08 | Module recognition line | LBUSC04 | Local bus |
Number of pins | Row A | Remarks | Row C | Remarks |
12 | MODID07 | Module recognition line | LBUSC05 | Local bus |
13 | -5.2V | -5.2V power supply | -2V | -2V power supply |
14 | MODID06 | Module recognition line | LBUSC06 | Local bus |
15 | MODID05 | Module recognition line | LBUSC07 | Local bus |
16 | GND | ? | GND | ? |
17 | MODID04 | Module recognition line | LBUSC08 | Local bus |
18 | MODID03 | Module recognition line | LBUSC09 | Local bus |
19 | -5.2V | -5.2V power supply | -5.2V | -5.2V power supply |
20 | MODID02 | Module recognition line | LBUSC10 | Local bus |
21 | MODID01 | Module recognition line | LBUSC11 | Local bus |
22 | GND | ? | GND | ? |
23 | TTLTRG0* | Parallel trigger line | TTLTRG1* | Parallel trigger line |
24 | TTLTRG2* | Parallel trigger line | TTLTRG3* | Parallel trigger line |
25 | +5V | + 5V power supply | GND | ? |
26 | TTLTRG4* | Parallel trigger line | TTLTRG5* | Parallel trigger line |
27 | TTLTRG6* | Parallel trigger line | TTLTRG7* | Parallel trigger line |
28 | GND | ? | GND | ? |
29 | RSV2 | Reserve part | RSV3 | Reserve part |
Number of pins | Row A | Remarks | Row C | Remarks |
30 | MODID00 | Module recognition line | GND | ? |
31 | GND | ? | +24V | + 24V power supply |
32 | SUMBUS | 50 Europe simulation phase ledger lines | -24V | -24V power supply |
Table 2JTAG signal section pin definitions and function
Number of pins | Definition | Remarks |
1、5 | GND ground connection | ? |
2、3、8 | Empty | ? |
4 | Ntrst test macro reset signal | ? |
6 | TDI test data serial input | ? |
7 | TMS test pattern is selected | ? |
9 | TCK test clock | ? |
10 | TDO test data serial output | ? |
Table 3J30 connector part pin definitions and function
Number of pins | A is capable | Remarks | B is capable | Remarks | D is capable | Remarks |
1 | A0 | D0 parallel port | B0 | Serial ports | D0 | Single-ended |
2 | A1 | D1 parallel port | B1 | Serial ports | D1 | Single-ended |
3 | A2 | D2 parallel port | B2 | Serial ports | D2 | Single-ended |
4 | A3 | D3 parallel port | B3 | Serial ports | D3 | Single-ended |
5 | A4 | D4 parallel port | B4 | Serial ports | D4 | Single-ended |
6 | A5 | D5 parallel port | B5 | Serial ports | D5 | Single-ended |
7 | A6 | D6 parallel port | B6 | Serial ports | D6 | Single-ended |
8 | A7 | D7 parallel port | B7 | Serial ports | D7 | Single-ended |
Number of pins | A is capable | Remarks | B is capable | Remarks | D is capable | Remarks |
9 | A8 | W-en parallel port | B8 | ? | D8 | Single-ended |
10 | A9 | R-en parallel port | B9 | ? | D9 | Single-ended |
11 | A10 | W-CLK parallel port | B10 | ? | D10 | Single-ended |
12 | A11 | R-CLK parallel port | B11 | ? | D11 | Single-ended |
13 | A12 | Ack parallel port | B12 | ? | D12 | Single-ended |
14 | A13 | SE-parallel port | B13 | ? | D13 | Single-ended |
15 | A14 | GND | B14 | GND | D14 | Single-ended |
16 | A15 | Parallel port | B15 | Serial ports | D15 | Single-ended |
17 | A16 | Parallel port | B16 | Serial ports | D16 | Single-ended |
18 | A17 | 80CLK+ | B17 | Serial ports | D17 | Single-ended |
19 | A18 | 80CLK- | B18 | Serial ports | D18 | Single-ended |
20 | A19 | LED is aobvious | B19 | Serial ports | D19 | Single-ended |
21 | A20 | LED is aobvious | B20 | Serial ports | D20 | ? |
22 | A21 | LED is aobvious | B21 | Serial ports | D21 | ? |
23 | A22 | LED is aobvious | B22 | Serial ports | D22 | ? |
24 | A23 | LED is aobvious | B23 | SE-gating | D23 | ? |
25 | A24 | LED is aobvious | B24 | DE-gating | D24 | ? |
26 | A25 | LED is aobvious | ? | ? | ? | ? |
The utility model can be conveniently used in the field VXI plate structure self-defined bus test platforms such as industrial automation detection, space flight measurement and control, military beforehand research and standard metering, as the embedded controller of platform, realizes the management of whole system and control.The realization of this embedded controller assembly will be conducive to vxi bus technology applying in China.Thereby produce good economic and social benefit.
Claims (9)
1. the reference instrument bus embedded type controller based on ETX module, is characterized in that, comprising:
Main control computer module (1), pci bus controller (2), field programmable gate array (4), VXI plate structure self-defined bus (5) and crystal oscillator module (8), wherein:
Described main control computer module (1) is connected with field programmable gate array (4) by pci bus controller (2);
Described field programmable gate array (4) one end is connected with pci bus controller (2), and the other end is connected with VXI plate structure self-defined bus (5);
Described crystal oscillator module (8) is connected with field programmable gate array (4) with pci bus controller (2).
2. the reference instrument bus embedded type controller based on ETX module according to claim 1, is characterized in that, described main control computer module (1) is ETX module.
3. the reference instrument bus embedded type controller based on ETX module according to claim 1, is characterized in that, also comprises: the expansion I/O interface (6) being connected with described field programmable gate array (4).
4. the reference instrument bus embedded type controller based on ETX module according to claim 3, it is characterized in that, described field programmable gate array (4) is connected with described expansion I/O interface (6) by four tunnel tri-state differential transmitters, receiver/driver chip.
5. the reference instrument bus embedded type controller based on ETX module according to claim 4, is characterized in that, described expansion I/O interface (6) comprises two synchronous serial interfaces and at least one parallel I/O interface.
6. the reference instrument bus embedded type controller based on ETX module according to claim 5, it is characterized in that, described field programmable gate array (4) comprises provides the difference control port of difference control and the detection signal port that signal is detected, described four tunnel tri-state differential transmitters are connected with described difference control port, and described receiver/driver chip is connected with described detection signal port.
7. the reference instrument bus embedded type controller based on ETX module according to claim 1, is characterized in that, also comprises: the chip controls signaling interface (7) being connected with described field programmable gate array (4).
8. the reference instrument bus embedded type controller based on ETX module according to claim 7, it is characterized in that, described chip controls signaling interface (7) comprising: multichannel single end testing point interface, monitor signal interface, FPGA reset signal interface, LED display interface, jtag bus interface.
9. the reference instrument bus embedded type controller based on ETX module according to claim 1, it is characterized in that, also comprise the bus transceiver/buffer chip being connected with field programmable gate array (4), described field programmable gate array (4) is connected with external button bus interface by bus transceiver/buffer chip.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201320598492.XU CN203433510U (en) | 2013-09-26 | 2013-09-26 | Standard instrument bus embedded controller based on ETX (End-of-Text) module |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201320598492.XU CN203433510U (en) | 2013-09-26 | 2013-09-26 | Standard instrument bus embedded controller based on ETX (End-of-Text) module |
Publications (1)
Publication Number | Publication Date |
---|---|
CN203433510U true CN203433510U (en) | 2014-02-12 |
Family
ID=50062537
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201320598492.XU Expired - Fee Related CN203433510U (en) | 2013-09-26 | 2013-09-26 | Standard instrument bus embedded controller based on ETX (End-of-Text) module |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN203433510U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105260334A (en) * | 2014-07-08 | 2016-01-20 | Arm有限公司 | Arbitrating and multiplexing circuitry |
-
2013
- 2013-09-26 CN CN201320598492.XU patent/CN203433510U/en not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105260334A (en) * | 2014-07-08 | 2016-01-20 | Arm有限公司 | Arbitrating and multiplexing circuitry |
CN105260334B (en) * | 2014-07-08 | 2020-03-06 | Arm 有限公司 | Arbitration and multiplexing circuitry |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN107273329B (en) | Virtual GPIO | |
CN204117569U (en) | A kind of Industry Control mainboard with anti-interference interface | |
CN101901202B (en) | Circuit for cross clock domain accessing of AHB bus equipment to APB bus equipment | |
CN109388526A (en) | A kind of control circuit and the method for resetting operation | |
CN101957418B (en) | Automobile wiring harness conduction detector and detection method thereof | |
CN204595692U (en) | Based on the VPX computer motherboard of Shen prestige 410 processor and Shen Wei nest plate | |
CN101630182A (en) | Computer system capable of configuring SIO | |
CN103514137A (en) | Embedded controller assembly of VXI plate structure custom bus | |
CN104714907A (en) | Design method for converting PCI bus into ISA bus or APB bus | |
CN203433510U (en) | Standard instrument bus embedded controller based on ETX (End-of-Text) module | |
CN103364742B (en) | Sub-circuit board of testing and monitoring system of aged vehicle | |
CN205844977U (en) | A kind of computer based on 1500A processor of soaring controls mainboard and computer | |
CN206075195U (en) | Based on 411 processor of Shen prestige and the CPCI industrial control computer mainboards of Shen Wei nest plates | |
CN107239423A (en) | A kind of device based on extension IIC interfaces | |
CN103543682A (en) | Method and device for identifying input state by common IO port | |
Anagha et al. | Prototyping of dual master I 2 C bus controller | |
CN202721686U (en) | Network processing controller card with state detection | |
CN202433756U (en) | High accuracy temperature and humidity monitoring system based on controller area network (CAN) bus | |
CN106940544B (en) | Airborne-bus communication control method based on DSP and CPLD | |
CN203025276U (en) | Tester of capacitive touch screen module | |
CN105068962A (en) | I2C controller access method and I2C controller access system | |
CN213399437U (en) | High-integration embedded multi-sensor signal acquisition and processing device | |
CN204965148U (en) | Distributing type sensor network system based on NFC technique | |
CN103869883A (en) | Extension mainboard and extension system | |
CN102110039A (en) | Method for enabling management module main chip of blade server to work under low-temperature environment |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20140212 Termination date: 20140926 |
|
EXPY | Termination of patent right or utility model |