CN203224870U - Solid-state memory system - Google Patents
Solid-state memory system Download PDFInfo
- Publication number
- CN203224870U CN203224870U CN 201220743265 CN201220743265U CN203224870U CN 203224870 U CN203224870 U CN 203224870U CN 201220743265 CN201220743265 CN 201220743265 CN 201220743265 U CN201220743265 U CN 201220743265U CN 203224870 U CN203224870 U CN 203224870U
- Authority
- CN
- China
- Prior art keywords
- memory
- solid
- memory controller
- state memory
- flash
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
The utility model provides a solid-state memory system, which comprises a hard disk interface circuit module connected with a host, a memory controller connected with the hard disk interface circuit module through a composite bus, a power supply module, a dynamic random memory module connected with the memory controller through an address bus, at least one flash memory channel, at least one chip-carrier flash memory, and a static memory module connected with the chip-carrier flash memory. The solid-state memory system is set free from the coordination and cooperation working missions with flash media, thus is capable of making every effort to achieve the interface protocol control and the buffer management of DRAMs. In this way, the design difficulty of the memory controller is greatly simplified and the manufacturing period thereof is shortened. The service period of the memory controller is prolonged. Therefore, the solid-state memory system provides support for the effective reduction of both the design and development cost and the production and manufacturing cost. During usage, the chip-carrier flash memory can be flexibly replaced, thereby facilitating the usage of the solid-state memory system for users. The manufacturing cost of the solid-state memory system is also reduced.
Description
Technical field
The utility model relates to a kind of solid-state memory system, particularly a kind of solid-state memory system that adopts sheet to carry flash memories.
Background technology
Solid-state memory does not need read/write head, does not need storage medium to move the storer that (rotation) reads and writes data with respect to disk, CD one class.Solid-state memory is to store data by the on off state of storage chip internal transistor, because solid-state memory do not have read/write head, do not need to rotate, so solid-state memory has little power consumption, advantage that shock resistance is strong.Because cost is higher, how still to use the mechanical type hard disk in the at present big capacity storage; But in the electronic equipment of low capacity, hypervelocity, small size, solid-state memory has very large advantage.
In electronic equipment, the application of solid-state memory is very extensive.BIOS such as computer motherboard is stored in the solid-state memory exactly.In the high-speed data switching equipment, because solid-state memory uses transistor to store data, so under high-frequency, solid-state memory can carry out very fast data exchange.Such as the high-speed cache among internal memory and the CPU.In the equipment of ultra-small volume, solid-state memory is being played the part of critical role.Because solid-state memory is arranged, our electronic equipment just can be done forr a short time.The MP3 player that rubber is big, be so small to have only the big USB flash disk of nail cover and RAM (random access memory) card, these are all in our life of the person of convenience.
Along with the raising of manufacture craft, the number of transistors in the unit area constantly increases, and the data capacity of unit area is also improving constantly.Because the antidetonation of solid-state memory, low-power consumption, characteristic at a high speed, the solid state hard disc of being made by solid-state memory has progressively overcome the shortcoming of early stage low capacity, begins civilian in a large number.But because cost is higher, price is in a high position always.
Nowadays, the big capacity solid-state memory of the second generation comes out, and its structure is the SDRAM device, and each memory module can reach 2Gbits, inputs or outputs data rate and can reach 20Mbps.In fact, be subjected to the constraint of integrated level and price, nowadays big capacity solid-state memory has seldom adopted sram chip as primary storage medium, and has occupied dominant position based on the memory storage of flash memory technology.
Summary of the invention
Based on this, the utility model provides a kind of solid-state memory system.
Concrete technical scheme of the present utility model is as follows:
A kind of solid-state memory system, comprise the dynamic random memory module that the hard-disk interface circuit module that connects with main frame, the memory controller, power module and the employing address bus that adopt compound bus to be connected with described hard-disk interface circuit are connected with described memory controller, comprise that also at least one flash memory passage and at least one sheet carry flash memories, a static store module that is connected with described year flash memories.
Further, described year flash memories is connected with memory controller by described flash memory passage.
Further, described memory controller comprises centre routine storer, DRAM manager and super buffer memory.
Further, be provided with hyperchannel management device in the described memory controller, carry flash memories to described and carry out error check.
The advantage that the utlity model has and beneficial effect are:
This solid-state memory system can make it realize the cache management work of interface protocol control and DRAM to full capacity from coordinating and cooperating the task of flash media to free; Simplify greatly memory controller design difficulty, shortened the manufacturing cycle and prolonged life cycle, provide support for effectively reducing design research and development and manufacturing cost; In use can change sheet flexibly and carry flash memories, make things convenient for the user, also be beneficial to and reduce this cost of goods manifactured.
Description of drawings
Fig. 1 is the circuit theory diagrams of a kind of solid-state memory system of the utility model.
Embodiment
As shown in Figure 1, a kind of solid-state memory system, comprise the dynamic random memory module that the hard-disk interface circuit module that connects with main frame, the memory controller, power module and the employing address bus that adopt compound bus to be connected with described hard-disk interface circuit are connected with described memory controller, comprise that also at least one flash memory passage and at least one sheet carry flash memories, a static store module that is connected with described year flash memories.Described carries flash memories and is connected with memory controller by described flash memory passage.Described memory controller comprises centre routine storer, DRAM (Dynamic Random Access Memory; Be DRAM (Dynamic Random Access Memory)) manager and super buffer memory.Be provided with hyperchannel management device in the described memory controller, carry flash memories to described and carry out error check.
In a preferred embodiment, this system adopts sheet to carry flash memories as the memory bank of solid-state memory system, memory storage as computing machine or server, comprise the hard-disk interface circuit module and memory controller, power module and the dynamic RAM DRAM module that connect with main frame, described memory controller is connected with dynamic RAM DRAM module with address/data bus; The hard-disk interface circuit module is connected with described memory controller by compound bus; Power module connects main frame.Especially, flash memories was connecting a static store module in described year, and an end is connecting the flash memory passage, and this flash memory passage and sheet carry all more than one of flash memories; This flash memory passage also is connected with memory controller.In addition, this system also can be in order to carry the support control of flash memories self to this sheet respectively.
The above only is preferred embodiment of the present utility model; be not so limit claim of the present utility model; every equivalent structure or equivalent flow process conversion that utilizes the utility model instructions and accompanying drawing content to do; or directly or indirectly be used in other relevant technical fields, all in like manner be included in scope of patent protection of the present utility model.
Claims (4)
1. solid-state memory system, comprise the dynamic random memory module that the hard-disk interface circuit module that connects with main frame, the memory controller, power module and the employing address bus that adopt compound bus to be connected with described hard-disk interface circuit are connected with described memory controller, it is characterized in that: comprise that also at least one flash memory passage and at least one sheet carry flash memories, a static store module that is connected with described year flash memories.
2. a kind of solid-state memory system according to claim 1 is characterized in that, described carries flash memories and be connected with memory controller by described flash memory passage.
3. a kind of solid-state memory system according to claim 1 is characterized in that: described memory controller comprises centre routine storer, DRAM manager and super buffer memory.
According to claim 1 described with flash media as the solid-state storage device that memory bank carries out differentiated control, it is characterized in that: be provided with hyperchannel management device in the described memory controller, carry flash memories to described and carry out error check.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 201220743265 CN203224870U (en) | 2012-12-31 | 2012-12-31 | Solid-state memory system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 201220743265 CN203224870U (en) | 2012-12-31 | 2012-12-31 | Solid-state memory system |
Publications (1)
Publication Number | Publication Date |
---|---|
CN203224870U true CN203224870U (en) | 2013-10-02 |
Family
ID=49251870
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 201220743265 Expired - Fee Related CN203224870U (en) | 2012-12-31 | 2012-12-31 | Solid-state memory system |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN203224870U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104636974A (en) * | 2015-02-13 | 2015-05-20 | 吴凡 | Real-time processing system and real-time processing method for information unit set |
-
2012
- 2012-12-31 CN CN 201220743265 patent/CN203224870U/en not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104636974A (en) * | 2015-02-13 | 2015-05-20 | 吴凡 | Real-time processing system and real-time processing method for information unit set |
CN104636974B (en) * | 2015-02-13 | 2018-01-09 | 吴凡 | A kind of real time processing system and its method of information unit set |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN107466418B (en) | Cost optimized single level cell mode non-volatile memory for multi-level cell mode non-volatile memory | |
US9348539B1 (en) | Memory centric computing | |
US10365842B2 (en) | System and method for reducing power consumption of memory | |
US20160370998A1 (en) | Processor Memory Architecture | |
US10176107B2 (en) | Methods and systems for dynamic DRAM cache sizing | |
US20110161569A1 (en) | Memory module and method for exchanging data in memory module | |
US20100211808A1 (en) | Data storage devices and power management methods thereof | |
WO2010066098A1 (en) | Method and device for constructing high speed solid state storage disk with larger capacity dram involved in management of flash media | |
CN106294226A (en) | SSD controller chip based on embedded STT MRAM, solid state hard disc | |
WO2020029319A1 (en) | All-flash server | |
Zhong et al. | Energy-efficient in-memory paging for smartphones | |
Stevens et al. | An integrated simulation infrastructure for the entire memory hierarchy: Cache, dram, nonvolatile memory, and disk | |
Imani et al. | A low-power hybrid magnetic cache architecture exploiting narrow-width values | |
CN103019624B (en) | Phase change memory device | |
JP2014532929A (en) | Embedded memory and embedded storage system | |
CN104409099A (en) | FPGA (field programmable gate array) based high-speed eMMC (embedded multimedia card) array controller | |
CN202795333U (en) | Magnetic disk redundancy array high-speed read-write control circuit structure in server | |
CN203224870U (en) | Solid-state memory system | |
CN206331414U (en) | A kind of solid state hard disc | |
CN202134002U (en) | Multi-channel steady-state distribution (SSD) controller | |
CN203733100U (en) | Memory system structure based on PCM (Phase Change Memory) | |
US20160334861A1 (en) | Power management for a data storage system | |
Choi et al. | Future evolution of memory subsystem in mobile applications | |
Liu et al. | Fast cacheline-based data replacement for hybrid DRAM and STT-MRAM main memory | |
Volos et al. | An effective dram cache architecture for scale-out servers |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20131002 Termination date: 20141231 |
|
EXPY | Termination of patent right or utility model |