CN203166904U - Radio-frequency circuit of FDMA digital interphone - Google Patents

Radio-frequency circuit of FDMA digital interphone Download PDF

Info

Publication number
CN203166904U
CN203166904U CN2013200969567U CN201320096956U CN203166904U CN 203166904 U CN203166904 U CN 203166904U CN 2013200969567 U CN2013200969567 U CN 2013200969567U CN 201320096956 U CN201320096956 U CN 201320096956U CN 203166904 U CN203166904 U CN 203166904U
Authority
CN
China
Prior art keywords
circuit
radio
frequency
diverter switch
mcu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2013200969567U
Other languages
Chinese (zh)
Inventor
傅汉龙
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
FUJIAN QUANZHOU FADA ELECTRONICS Co Ltd
Original Assignee
FUJIAN QUANZHOU FADA ELECTRONICS Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by FUJIAN QUANZHOU FADA ELECTRONICS Co Ltd filed Critical FUJIAN QUANZHOU FADA ELECTRONICS Co Ltd
Priority to CN2013200969567U priority Critical patent/CN203166904U/en
Application granted granted Critical
Publication of CN203166904U publication Critical patent/CN203166904U/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Transceivers (AREA)

Abstract

The utility model provides a radio-frequency circuit of FDMA digital interphone, comprising a MCU, a baseband processor, an emitting circuit, a receiving circuit, a first selector switch, a first band pass filter and an antenna. The MCU is interconnected with the baseband processor. The emitting circuit is a series circuit formed by a crystal oscillator, a radio-frequency chip, a second selector switch, and a power amplifier. The receiving circuit is formed by connecting a low-noise amplifier, a second band pass filter, a mixer, an intermediate frequency filter, an intermediate frequency amplifier, and a frequency discriminator in series in sequence. The receiving circuit also comprises a connected radio-frequency chip and a second selector switch. The second selector switch is connected with an input end of the mixer. Output ends of the MCU are connected with the radio-frequency chip, an input end of the first selector switch, and an input end of the second selector switch. An output end of the frequency discriminator is connected with an input end of the baseband processor. The radio-frequency chip is used in the radio-frequency circuit to replace conventional phase-locked loops and voltage-controlled oscillators, and phase locking time is short, and debugging is not needed.

Description

A kind of radio circuit of FDMA digital handset
Technical field
The utility model relates to the radio circuit of intercom, in particular a kind of radio circuit of FDMA digital handset.
Background technology
Radio circuit is the necessary component of intercom, transmits and receives the speech quality of signal relation intercom.The radio circuit of tradition intercom adopts the radio-frequency carrier signal that is produced by phase-locked loop and voltage controlled oscillator VCO as emission and local oscillation signal.Phase-locked loop and voltage controlled oscillator VCO are made up of independent original paper, and difficulty is installed, welded to the circuit complexity; Debug difficulties, high to the coherence request of components and parts to the coherence request height of components and parts, influenced the production in enormous quantities of intercom.
Summary of the invention
The purpose of this utility model is to overcome above-mentioned deficiency, provides that integrated level height, phase-locked time are short, the radio circuit of a kind of FDMA digital handset of exempting to debug.
For achieving the above object, technical solution of the present utility model is: a kind of radio circuit of FDMA digital handset comprises MCU, baseband processor, radiating circuit, receiving circuit, first diverter switch, first band pass filter and antenna.Described MCU and baseband processor interconnection; Described radiating circuit is to constitute series circuit by crystal oscillator, radio frequency chip, second diverter switch and power amplifier; Described receiving circuit is mainly to be followed in series to form circuit by low noise amplifier, second band pass filter, frequency mixer, intermediate-frequency filter, intermediate frequency amplifier and frequency discriminator, described receiving circuit also comprises continuous radio frequency chip and second diverter switch, and described second diverter switch is connected with the input of frequency mixer; The MCU output is connected with radio frequency chip, the first diverter switch input and the second diverter switch input respectively; Described frequency discriminator output is connected with the baseband processor input, and described first diverter switch is connected with power amplifier with low noise amplifier respectively, and described antenna is connected with first diverter switch by first band pass filter.
Preferably, described radio frequency chip adopts RDA1846S.
Preferably, described MCU adopts STM32F103VF.
Preferably, the vibration frequency of described crystal oscillator is 13MHz.
By adopting above-mentioned technical scheme, the beneficial effects of the utility model are: radio frequency chip RDA1846S replaces traditional phase-locked loop and voltage controlled oscillator, has saved the operation of assembling, welding and debugging, has saved wide variety of materials and human cost; RDA1846S adopts chip integrated, and parameter meets the requirements as long as detect output parameter, within the specific limits for production in enormous quantities provides necessary condition; The phase-locked time of RDA1846S is short, and traditional relatively intercom has improved feedback time greatly.
Description of drawings
Fig. 1 is schematic block circuit diagram of the present utility model.
(identify among the figure: 1, MCU, 2, baseband processor, 3, crystal oscillator, 4, radio frequency chip, 5, second diverter switch, 6, power amplifier, 7, first diverter switch, 8, first band pass filter, 9, low noise amplifier, 10, second band pass filter, 12, frequency mixer, 13, intermediate-frequency filter, 14, intermediate frequency amplifier, 15, frequency discriminator, 100, radiating circuit, 200 receiving circuits)
Embodiment
Further specify the utility model below in conjunction with the drawings and specific embodiments.
As shown in Figure 1, the radio circuit of a kind of FDMA digital handset of the present utility model comprises MCU1, baseband processor 2, radiating circuit 100, receiving circuit 200, first diverter switch 7, first band pass filter 8 and antenna 9.Described MCU1 and baseband processor 2 interconnection.Described MCU1 adopts STM32F103VF, and this chip has low in power consumption.
Described radiating circuit 100 is the series circuits that are made of crystal oscillator 3, radio frequency chip 4, second diverter switch 5 and power amplifier 6.The MCU1 output is connected with radio frequency chip 4, first diverter switch, 7 inputs and second diverter switch, 5 inputs respectively by circuit.MCU1 control sends control signals to baseband processor 2, first diverter switch 7 and second diverter switch 5, and power amplifier 6 two ends connect first diverter switch 7 and second diverter switch 5 forms a loop.Baseband processor 2 transmits a signal to crystal oscillator 3, and crystal oscillator 3 output modulation signals are to radio frequency chip 4, and the vibration frequency of crystal oscillator 3 is 13MHz, and radio frequency chip 4 adopts RDA1846S.RDA1846S integrated level height, the phase-locked time is lower than 500 μ s, has stronger antijamming capability, can eliminate the last or end syllable when transmitting and receiving 50Hz/55Hz, realize the RX state and close reception/emission state VOX measuring ability, can also improve because the signal strength signal intensity acute variation causes receiving terminal AGC to switch the noise that brings.The radiofrequency signal of radio frequency chip 4 outputs produces specified radio-frequency power by second diverter switch, 5 ingoing power amplifiers 6, sends to first band pass filter 8 through first diverter switch 7 again, suppresses harmonic components, launches by antenna 9 then.
Described receiving circuit 200 is the circuit that are made of low noise amplifier 10, second band pass filter 11, frequency mixer 12, intermediate-frequency filter 13, frequency discriminator 15 and intermediate frequency amplifier 14 series connection, described receiving circuit 200 also comprises continuous radio frequency chip 4 and second diverter switch 5, and described second diverter switch 5 is connected with the input of frequency mixer 12.MCU1 output control signal is sent to radio frequency chip 4, first diverter switch 7 and second diverter switch 5, radio frequency chip 4 is set to export the local oscillation signal state, first diverter switch 7 is communicated with low noise amplifier 10, second diverter switch 5 is communicated with frequency mixer 12, and radio frequency chip 4 is sent to local oscillation signal frequency mixer 12 through second diverter switch 5.The signal of antenna 9 inputs is input to low noise amplifier 10 by first bandpass filter 8 through first diverter switch 7, again by second band pass filter 11.The signal of second band pass filter, 11 outputs and the local oscillation signal of radio frequency chip 4 outputs are input to frequency mixer 12 jointly and carry out mixing, the intermediate-freuqncy signal that produces enters frequency discriminator 15 demodulation by intermediate-frequency filter 13 and intermediate frequency amplifier 14 respectively, signal is sent to baseband processor 2 decodes.
Above-described, only be a preferred embodiment of the present utility model, can not limit the scope that the utility model is implemented, every equalization of doing according to the utility model claim changes and decorates, and all should still belong in the scope that the utility model contains.

Claims (4)

1. the radio circuit of a FDMA digital handset, comprise MCU(1), baseband processor (2), radiating circuit (100), receiving circuit (200), first diverter switch (7), first band pass filter (8) and antenna (9), it is characterized in that: described MCU(1) with baseband processor (2) interconnection; Described radiating circuit (100) is to constitute series circuit by crystal oscillator (3), radio frequency chip (4), second diverter switch (5) and power amplifier (6); Described receiving circuit (200) is mainly to be followed in series to form circuit by low noise amplifier (10), second band pass filter (11), frequency mixer (12), intermediate-frequency filter (13), intermediate frequency amplifier (14) and frequency discriminator (15), described receiving circuit (200) also comprises continuous radio frequency chip (4) and second diverter switch (5), and described second diverter switch (5) is connected with the input of frequency mixer (12); MCU(1) output is connected with radio frequency chip (4), first diverter switch (7) input and second diverter switch (5) input respectively; Described frequency discriminator (15) output is connected with baseband processor (2) input, described first diverter switch (7) is connected with power amplifier (6) with low noise amplifier (10) respectively, and described antenna (9) is connected with first diverter switch (7) by first band pass filter (8).
2. the radio circuit of a kind of FDMA digital handset according to claim 1 is characterized in that: described radio frequency chip (4) employing RDA1846S.
3. the radio circuit of a kind of FDMA digital handset according to claim 1 is characterized in that: described MCU(1) adopt STM32F103VF.
4. the radio circuit of a kind of FDMA digital handset according to claim 1, it is characterized in that: the vibration frequency of described crystal oscillator (3) is 13MHz.
CN2013200969567U 2013-03-04 2013-03-04 Radio-frequency circuit of FDMA digital interphone Expired - Fee Related CN203166904U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2013200969567U CN203166904U (en) 2013-03-04 2013-03-04 Radio-frequency circuit of FDMA digital interphone

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2013200969567U CN203166904U (en) 2013-03-04 2013-03-04 Radio-frequency circuit of FDMA digital interphone

Publications (1)

Publication Number Publication Date
CN203166904U true CN203166904U (en) 2013-08-28

Family

ID=49028057

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2013200969567U Expired - Fee Related CN203166904U (en) 2013-03-04 2013-03-04 Radio-frequency circuit of FDMA digital interphone

Country Status (1)

Country Link
CN (1) CN203166904U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106027107A (en) * 2016-07-26 2016-10-12 泉州易沃得电子科技有限公司 DMR digital/analog dual-mode frequency point interphone

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106027107A (en) * 2016-07-26 2016-10-12 泉州易沃得电子科技有限公司 DMR digital/analog dual-mode frequency point interphone
CN106027107B (en) * 2016-07-26 2018-11-02 泉州易沃得电子科技有限公司 A kind of DMR is digital, simulates double-standard frequency point intercom

Similar Documents

Publication Publication Date Title
CN204794979U (en) Wireless receiver circuit
JP2009529840A5 (en)
CN102611963B (en) Intelligent sound volume adjusting system of vehicular sounder
CN101127932A (en) An integrated talk back module and talk back system based on this module
CN103036588B (en) Ultra-low power consumption transceiver used for short-distance wireless-connection and wireless-node of internet of things
CN104052513B (en) A kind of quadrature modulation receiver circuit framework based on injection locking ring oscillator
CN203166904U (en) Radio-frequency circuit of FDMA digital interphone
CN203219288U (en) Three-level superheterodyne receiver and local oscillation circuit thereof
CN202565256U (en) 30-to-3000-megahertz ultra-short wave receiving machine
CN204089733U (en) A kind of microwave wideband band low-converter
CN201887866U (en) Circuit for expanding frequency of signal level meter
CN102801668B (en) A kind of radio frequency transmitter
CN206472125U (en) A kind of low-cost wireless receiver
CN204334552U (en) A kind of Ku wave band three local oscillator low-converter
CN201515363U (en) Broad band receiver
CN203261323U (en) Digital DPMR interphone based on digital frequency synthesizer single point modulation
CN203166895U (en) DMR/DPMR interphone based on single-point modulation
CN209117851U (en) A kind of numerical frequency source device based on FPGA
CN205430443U (en) Single -chip linear polarization dual output high frequency tuner
CN205051678U (en) A circuit structure for reducing microlock medium oscillator phase noise
CN205490878U (en) Four output high frequency tuner of single -chip linear polarization
CN209881787U (en) Large dynamic high integration transceiver module
CN201758392U (en) Broadband frequency shifter for digital optical fiber frequency-selecting repeaters
CN105429632A (en) Miniature integrated microwave local oscillator signal generator
CN104851272B (en) Miniaturized high-speed number for state's net II type concentrators passes communication module

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20130828

Termination date: 20190304

CF01 Termination of patent right due to non-payment of annual fee