CN203057353U - High-definition intelligent visual all-in-one machine - Google Patents
High-definition intelligent visual all-in-one machine Download PDFInfo
- Publication number
- CN203057353U CN203057353U CN 201220729410 CN201220729410U CN203057353U CN 203057353 U CN203057353 U CN 203057353U CN 201220729410 CN201220729410 CN 201220729410 CN 201220729410 U CN201220729410 U CN 201220729410U CN 203057353 U CN203057353 U CN 203057353U
- Authority
- CN
- China
- Prior art keywords
- circuit
- programmable logic
- logic device
- definition intelligent
- intelligent vision
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Image Processing (AREA)
Abstract
The utility model relates to a high-definition intelligent visual all-in-one machine. The all-in-one machine comprises an image sensor, an AD conversion circuit, a programmable logic device circuit, a control processor and a power supply circuit, wherein the image sensor acquires video signals and transmits the video signals to the programmable logic device circuit through the AD conversion circuit; the programmable logic device circuit and the control processor conduct bidirectional data interaction; and an output of the power supply circuit provides work power to the above circuits. The high-definition intelligent visual all-in-one machine is relatively high in integrated level and relatively good in stability, can provide relatively high image resolution and relatively fast procession speed for intelligent visual analysis software, and helps to reduce operation cost.
Description
Technical field
The utility model relates to a kind of intelligent vision device, specifically a kind of high-definition intelligent vision all-in-one.
Background technology
High-definition intelligent vision all-in-one is the part of intelligent transportation, occupies an important position in intelligent transportation, also is the part of traffic administration system.Along with the development in city, being on the increase of road vehicle, the road illegal activities also progressively increase, and special has not been the simple behavior of making a dash across the red light at road cross, such as line ball, restrict driving, walk illegal activities such as dedicated Lanes and increase gradually; High-definition intelligent vision integrated machine system, often require to gather multi-function in integral whole, have highly integrated, can realize comprehensive urban road crossing high definition red-lamp running automatic recording system.The problem that the system of Highgrade integration can solve the multiple illegal activities of road cross and deposit also provides strong scientific basis for vehicle supervision department's law enforcement simultaneously.In the normalization of accelerating to realize the urban transportation standard, standardized process, high-definition intelligent vision integrated machine system has become an important part in the non-at-scene Law Enforcement Technology means.High-definition intelligent vision integrated machine system occupies critical role aspect management of traffic order, be one of modern important symbol of traffic administration, has huge economic benefit and important social benefit.
Traditional design adopts socket to add the method for winding displacement, and still because winding displacement does not have complete reference planes, its impedance is not easy control, often can not be used for the transmission of high speed signal, otherwise can cause distorted signals.
Existing high-definition camera system does not have the powerful disposal ability space can be for the operation of intellectual analysis algorithm, front-end camera must just can be finished the intellectual analysis function by means of rear end industrial computer or embedded system after obtaining video code flow, arithmetic speed is slower, and parts are many, the operating cost height.
The utility model content
At high-definition camera system in the prior art do not have powerful disposal ability space can be for intellectual analysis algorithm operation, arithmetic speed weak point such as slow and operating cost height, the technical problems to be solved in the utility model provides a kind of fast operation, high-definition intelligent vision all-in-one that operating cost is low.
For solving the problems of the technologies described above, the technical solution adopted in the utility model is:
The utility model high-definition intelligent vision all-in-one, comprise imageing sensor, A/D convertor circuit, programmable logic device circuit, control processor and power circuit, wherein imageing sensor is gathered vision signal and is delivered to the programmable logic device circuit through A/D convertor circuit, the programmable logic device circuit carries out bidirectional data interaction with the control processor, and power circuit is output as above-mentioned each circuit working power is provided.
Also have optical fiber interface, optical fiber interface is located on the programmable logic device circuit.
Also have the gigabit networking interface, this kilomega network interface docks with dual core processor on the dual core processor mainboard.
Imageing sensor is installed on the image acquisition board, the programmable logic device circuit is installed on the Digital Image Processing plate, image acquisition board and Digital Image Processing plate adopt the rigid-flex combined board design, connect by the flexible circuit with two-layer Copper Foil between two rigid circuit plate portions.
Described control processor adopting dual core processor TMS320DM8168.
Described programmable logic device circuit is FPGA.
The utlity model has following beneficial effect and advantage:
1. the utility model integrated level is higher, stability is better, can be the intelligent vision analysis software higher image resolution ratio, processing speed faster are provided, it is the integrated design of computer, video camera, image processing techniques, integrated level is higher, stability is better, can be the intelligent vision analysis software provides higher image resolution ratio, processing speed faster, and has reduced operating cost.
2. the utility model designs based on dual core processor, it is the hardware platform that the intellectual analysis with the signature analysis of the candid photograph camera function of IMAQ, image compression encoding transmission, image and moving object is integrated in one, can fine adaptation field requirement, namely can be suitable for the network interface cabling requirement, also applicable optical fiber cabling requirement.
Description of drawings
Fig. 1 is the utility model electrical structure schematic diagram;
Fig. 2 the utility model structural representation.
Wherein, 1 is the CCD plate, and 2 is FPGA Digital Image Processing plate, and 3 is the dual core processor mainboard, and 4 is power panel, and 5 is the kilomega network interface, and 6 is optical fiber interface, and 7 are supply socket, IO trigger interface socket and SD card socket.
Embodiment
The present invention is further elaborated below in conjunction with Figure of description.
The utility model high-definition intelligent vision all-in-one comprises imageing sensor, AD
ConversionCircuit, programmable logic device circuit, control processor and power circuit, wherein imageing sensor is gathered vision signal through AD
ConversionCircuit is delivered to the programmable logic device circuit, and the programmable logic device circuit carries out bidirectional data interaction with the control processor, and the out-put supply of power circuit provides working power for above-mentioned each circuit.
As shown in Figure 1, be the utility model electrical structure framework schematic diagram.Control processor adopting dual core processor (present embodiment adopts TMS320DM8168) is installed on the dual core processor mainboard 3, have kilomega network interface 5(as shown in Figure 1), USB interface, RS232 interface, RS485 interface and IO trigger interface, and having two sockets that link to each other with Digital Image Processing plate 2, kilomega network interface 5 is controlled by dual core processor.There is HD Video Processing Subsystem(inter-process module HD video processing subsystem among the TMS320DM8168, be called for short HDVPSS), obtain video information from FPGA by 1 socket wherein, another 1 socket is then for providing SPI, IIC, PCIE communications between TMS320DM8168 and the programmable logic device circuit (present embodiment adopts FPGA).FPGA on the Digital Image Processing plate 2 is PCI allocation E and SerDes easily, and PCIE and TMS320DM8168 intercom mutually, and SerDes can be designed to optical fiber interface 6(and need configuration fiber optic adapter module separately), be controlled by FPGA.When the scene needed fiber-optic communications traffic, dual core processor can be passed to FPGA by the PCIE interface with video flowing, and FPGA spreads out of by SerDes video stream data again from optical fiber interface.Therefore can fine adaptation field requirement based on the high-definition intelligent vision integrated machine system of dual core processor, namely can be suitable for the network interface cabling requirement, also applicable optical fiber cabling requirement.
Dual core processor has ARM nuclear and a DSP nuclear, and wherein ARM nuclear is mainly finished the management of each peripheral hardware, and realization is caught from the yuv video form of FPGA, and the computing by algorithm is video flowing H.264 with video stream compression, exports from the gigabit network interface again.DSP examines most resources and is used for realizing various intellectual analysis algorithms, such as: vehicle license recognizer, moving object classification and tracking, traffic events statistical analysis etc.
The utility model high-definition intelligent vision all-in-one is made up of 4 partial circuit plates, as shown in Figure 2, has the CCD sensitive chip on the CCD plate 1, drives chip and AD converter; FPGA on the Digital Image Processing plate 2 receives from the digitized image information of AD, by a series of algorithm process, as: go bad some removal, interpolation, have linear correction, noise remove that the digital signal that data are converted into YUV or rgb format is directly exported to TMS320DM8168 by connector; Dual core processor mainboard 3 plates carry dual core processor TMS320DM8168 with and main peripheral hardware; On the power panel 4, be provided with supply socket, IO trigger interface socket and SD card socket 7, after wherein the 12V power supply enters from power input interface, be converted into 5V and 3.3V by the DCDC power supply chip, supply on Digital Image Processing plate 2 and the dual core processor mainboard 3 by the power supply winding displacement again, also have SD card deck, photoflash lamp control interface and led state lamp on this plate.
The utility model proposes based on American TI Company dual core processor chip and reliable and stable (SuSE) Linux OS the intelligent vision product platform that video camera, microprocessor, memory, digital A/D etc. integrate, realized the shooting of 5,000,000 pixel high definitions and intellectual analysis algorithm are integrated on the single-chip.The utility model with CCD as imageing sensor, obtain the analog signal of image information, utilize AD with analog signal figureization, FPGA provides clock signal for CCD, the digital signal that AD is collected is handled by a series of image simultaneously, comprise: bad point is removed, interpolation, the linear correction arranged, noise remove, white balance, automatic exposure control scheduling algorithm is handled, finally be converted into YUV signal and be transferred to dual core processor TMS320DM8168, dual core processor can be done various intellectual analysis algorithms after obtaining video image information, and with video data stream boil down to video flowing H.264, export from network interface.
The utility model is a kind of high-definition intelligent vision integrated machine system based on ARM and DSP dual core processor, the main equipment of its design comprises ccd image sensor, AD analog to digital converter, FPGA programmable logic device, dual core processor, peripheral circuit devices such as kilomega network chip.
The utility model proposes the system hardware architecture that a cover integrates high definition shooting and intellectual analysis, based on American TI Company dual core processor chip and reliable and stable (SuSE) Linux OS the intelligent vision product platform (band development function) that video camera, microprocessor, memory, digital A/D etc. integrate is being represented intelligent vision production development direction, integrated level is higher, stability is better, can be the intelligent vision analysis software provides higher image resolution ratio, processing speed faster.It is the integrated design of computer, video camera, image processing techniques on hardware, on software, can support embedded development platform and image to handle the embedded design with mode identificating software, so it is the integrated circuit (IC) products application and development of electronic information field and embedded software, the integrated new high-tech product of graph image application software height.Integrated level is higher, stability is better, can be the intelligent vision analysis software higher image resolution ratio, processing speed faster are provided.It is the integrated design of computer, video camera, image processing techniques on hardware, on software, can support embedded development platform and image to handle the embedded design with mode identificating software, so it is the integrated circuit (IC) products application and development of electronic information field and embedded software, the integrated new high-tech product of graph image application software height.
Claims (6)
1. high-definition intelligent vision all-in-one, it is characterized in that: comprise imageing sensor, A/D convertor circuit, programmable logic device circuit, control processor and power circuit, wherein imageing sensor is gathered vision signal and is delivered to the programmable logic device circuit through A/D convertor circuit, the programmable logic device circuit carries out bidirectional data interaction with the control processor, and power circuit is output as above-mentioned each circuit working power is provided.
2. by the described high-definition intelligent vision of claim 1 all-in-one, it is characterized in that: also have optical fiber interface, optical fiber interface is located on the programmable logic device circuit.
3. by claim 1 or 2 described high-definition intelligent vision all-in-ones, it is characterized in that: also have the gigabit networking interface, this kilomega network interface docks with dual core processor on the dual core processor mainboard.
4. by the described high-definition intelligent vision of claim 1 all-in-one, it is characterized in that: imageing sensor is installed on the image acquisition board, the programmable logic device circuit is installed on the Digital Image Processing plate, image acquisition board and Digital Image Processing plate adopt the rigid-flex combined board design, connect by the flexible circuit with two-layer Copper Foil between two rigid circuit plate portions.
5. by the described high-definition intelligent vision of claim 1 all-in-one, it is characterized in that: described control processor adopting dual core processor TMS320DM8168.
6. by the described high-definition intelligent vision of claim 1 all-in-one, it is characterized in that: described programmable logic device circuit is FPGA.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201220729410 CN203057353U (en) | 2012-12-26 | 2012-12-26 | High-definition intelligent visual all-in-one machine |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201220729410 CN203057353U (en) | 2012-12-26 | 2012-12-26 | High-definition intelligent visual all-in-one machine |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN203057353U true CN203057353U (en) | 2013-07-10 |
Family
ID=48740266
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201220729410 Expired - Fee Related CN203057353U (en) | 2012-12-26 | 2012-12-26 | High-definition intelligent visual all-in-one machine |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN203057353U (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106447598A (en) * | 2016-11-25 | 2017-02-22 | 常州纺织服装职业技术学院 | Visual system and visual method capable of recognizing multiple colors simultaneously |
| CN106921861A (en) * | 2015-12-25 | 2017-07-04 | 北京计算机技术及应用研究所 | The realtime graphic compressed platform of multiple processor structure |
| WO2018120202A1 (en) * | 2016-12-30 | 2018-07-05 | 广州华友明康光电科技有限公司 | High-definition medical camera module |
-
2012
- 2012-12-26 CN CN 201220729410 patent/CN203057353U/en not_active Expired - Fee Related
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106921861A (en) * | 2015-12-25 | 2017-07-04 | 北京计算机技术及应用研究所 | The realtime graphic compressed platform of multiple processor structure |
| CN106447598A (en) * | 2016-11-25 | 2017-02-22 | 常州纺织服装职业技术学院 | Visual system and visual method capable of recognizing multiple colors simultaneously |
| WO2018120202A1 (en) * | 2016-12-30 | 2018-07-05 | 广州华友明康光电科技有限公司 | High-definition medical camera module |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108806243B (en) | Traffic flow information acquisition terminal based on Zynq-7000 | |
| CN100595809C (en) | Novel intelligent traffic light control system | |
| CN104270570A (en) | Binocular video camera and image processing method thereof | |
| CN203849870U (en) | Wireless network-based traffic flow monitoring and signal lamp intelligent control system | |
| CN203057353U (en) | High-definition intelligent visual all-in-one machine | |
| CN102055894A (en) | Modularized CCD industrial camera | |
| CN102013170A (en) | Vehicle counting-based traffic light control system and control method thereof | |
| CN202352075U (en) | Five-in-one electronic police system | |
| CN206431607U (en) | A kind of LCD drive circuit systems | |
| CN202455439U (en) | High definition network digital video camera for assisting road traffic control | |
| CN100587756C (en) | Electronic police control method | |
| CN202720546U (en) | Mainboard used inside portable communication device | |
| CN206178791U (en) | PCIE bus bridge interface based on FPGA | |
| CN102133876A (en) | Anti-deviation alarm device for automobile | |
| CN101996482A (en) | Intelligent traffic intersection controller | |
| CN208888840U (en) | Image object detection device | |
| CN204652583U (en) | There is the expressway tol lcollection surveillance of new network structure | |
| CN201820352U (en) | Multifunctional embedded-type vehicle capturing monitoring system | |
| CN207458341U (en) | A kind of portable tachymeter | |
| CN202434055U (en) | Multifunctional ten-million-pixel super-definition electronic police device with multiple detection modes | |
| CN201754599U (en) | Modularized CMOS (Complementary Metal Oxide Semiconductor) industrial camera | |
| CN202488560U (en) | Astronomical camera with guiding signal output function | |
| CN114999192A (en) | Traffic signal lamp intelligent recognition device based on Zynq7020 | |
| CN205657793U (en) | High -speed video data gathers display system | |
| CN209343522U (en) | A kind of traffic lights guidance system of rural area bend highway |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130710 Termination date: 20181226 |