CN202261590U - Video and character overlay display system - Google Patents
Video and character overlay display system Download PDFInfo
- Publication number
- CN202261590U CN202261590U CN2011204244172U CN201120424417U CN202261590U CN 202261590 U CN202261590 U CN 202261590U CN 2011204244172 U CN2011204244172 U CN 2011204244172U CN 201120424417 U CN201120424417 U CN 201120424417U CN 202261590 U CN202261590 U CN 202261590U
- Authority
- CN
- China
- Prior art keywords
- module
- input
- character
- display system
- video
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Controls And Circuits For Display Device (AREA)
Abstract
The utility model relates to a video and character overlay display system which comprises a singlechip, a clock source generator, a parallel/serial conversion module, a character display module, a video signal module, a monitor and a character writing point clock module. An input end of the singlechip is connected with an output end of the clock source generator, and the output end of the singlechip is connected with the input end of the parallel/serial conversion module; the output end of the parallel/serial conversion module is connected with the input end of the character display module; the output end of the character display module is connected and the input end of the video signal module; the output end of the video signal module is connected with the input end of the monitor; the output end of the character writing point clock module is connected with the input end of the character display module and an external power interruption interface of the singlechip; and the character writing point clock module comprises a controller. The video and character overlay display system has the characteristics of having reliable performance, small volume and simple circuit, being convenient for setting and changing time, and being convenient to debug.
Description
Technical field
The utility model relates to video character stack field, particularly a kind of video character stack display system.
Background technology
Human-computer interaction functions such as target label and parameter demonstration can be realized in the video superimpose character.In TV monitor system; Need the vision signal quantity of switching many, the monitoring screen of demonstration is also many, and operating personnel need to judge fast the particular location of figure image source; Therefore when video recording, also need write down the information such as time, place of video recording; Especially to some industry control enterprises, financial sector, when monitored picture was inquired about, hope can be directly screened broadcast through information such as the time of picture, places.At this moment, carry out the time or ground point character and video superimpose just seem extremely important at each camera point.In the existing TV monitor system, some systems limited Chinese character that can only superpose, system complex is unfavorable for the inquiry of time; Though other can show the time, be unfavorable for setting and the modification of time.
The utility model content
The purpose of the utility model is to overcome the defective that prior art exists, and a kind of dependable performance, volume is little, circuit simply is convenient to the time setting and the video character stack display system of modification are provided.
The utility model solves the technical scheme that its technical problem adopted: a kind of video character stack display system comprises single-chip microcomputer, clock source generator, parallel serial conversion module, character display module, vision signal module and monitor; The output of the input termination clock source generator of said single-chip microcomputer, the input of the output termination parallel serial conversion module of single-chip microcomputer; The input of the output termination character display module of said parallel serial conversion module; The input of the output termination vision signal module of said character display module; The input of the output termination monitor of said vision signal module; Also has write characters Dot Clock module; The input of the output termination character display module of said write characters Dot Clock module and the external interrupt source interface of single-chip microcomputer; Said write characters Dot Clock module comprises controller.
Technique scheme also comprises separated in synchronization module and display box position adjusting type modules; The output of said vision signal module also connects the input of separated in synchronization module; The input of the output termination display box position adjusting type modules of said separated in synchronization module; The input of the output termination character display module of said display box position adjusting type modules.
The said single-chip microcomputer of technique scheme adopts the AT89C51 single-chip microcomputer.
The said clock source generator of technique scheme adopts real-time clock/calendar chip MC146818.
The said parallel serial conversion module of technique scheme adopts 8 bit shift register 74LS165 chips.
The said separated in synchronization module of technique scheme adopts the LM1881 Sync Separator Chip.
The said display box position adjusting type modules of technique scheme adopts 74LS221 monostable trigger-action circuit chip.
After adopting technique scheme, the utlity model has following beneficial effect:
(1) the utility model has increased write characters Dot Clock module on the basis of existing technology, adopts controller to write in advance or the control setting program, can read and write, obtain and revise these markers through program.
(2) output of the vision signal module of the utility model also connects the input of separated in synchronization module; The input of the output termination display box position adjusting type modules of separated in synchronization module; The input of the output termination character display module of display box position adjusting type modules; The separated in synchronization module adopts the LM1881 Sync Separator Chip, directly TV signal is carried out separated in synchronization, obtains row, field sync signal exactly, has overcome the synchronizing separator circuit that the discrete component that in the past adopted is built, and simplicity of design is reliable, and debugging is convenient; The display box position adjusting type modules adopts 74LS221 monostable trigger-action circuit chip, and higher immunity to interference is arranged, and can regulate display window position up and down through peripheral circuit R, C parameter product.
(3) the utility model adopts the AT89C51 single-chip microcomputer as central controller and computation core; Have with MCS-51 product command system compatible fully, the 4K byte weigh erasable FLASH flash memory, revise easily; The construction cycle of shortening system; Can keep some data messages effectively, even extraneous damage the maintenance that does not also have influence on information, have dependable performance, circuit is simple, integrated level is high, volume is little, be widely used, be easy to advantage such as commercialization.
(4) the clock source generator of the utility model adopt real-time clock/calendar chip MC146818, this chip can produce second, branch, the time, week, day, the moon, reach seven markers such as year, can read and write acquisition and revise these markers through program.
(5) parallel serial conversion module of the utility model adopts 8 bit shift register 74LS165 chips, realizes that the input of 8 parallel-by-bit data converts serial data output into.
Description of drawings
Below in conjunction with accompanying drawing and embodiment the utility model is done further detailed explanation.
Fig. 1 is the utility model module principle figure.
1. single-chip microcomputers among the figure, 2. clock source generator, 3. parallel serial conversion module, 4. character display module, 5. vision signal module, 6. monitor, 7. write characters clock module, 8. separated in synchronization module, 9. display box position adjusting type modules.
Embodiment
To combine accompanying drawing that the utility model is described further below.
A kind of video character stack display system as shown in Figure 1 comprises single-chip microcomputer 1, clock source generator 2, parallel serial conversion module 3, character display module 4, vision signal module 5 and monitor 6; The output of the input termination clock source generator 2 of single-chip microcomputer 1, the input of the output termination parallel serial conversion module 3 of single-chip microcomputer 1; The input of the output termination character display module 4 of parallel serial conversion module 3; The input of the output termination vision signal module 5 of character display module 4; The input of the output termination monitor 6 of vision signal module 5; Also has write characters Dot Clock module 7; The input of the output termination character display module 4 of write characters Dot Clock module 7 and the external interrupt source interface of single-chip microcomputer 1; Write characters Dot Clock module 7 comprises controller.Also comprise separated in synchronization module 8 and display box position adjusting type modules 9; The output of vision signal module 5 also connects the input of separated in synchronization module 8; The input of the output termination display box position adjusting type modules 9 of separated in synchronization module 8; The input of the output termination character display module 4 of display box position adjusting type modules 9.The single-chip microcomputer 1 of the utility model adopts the AT89C51 single-chip microcomputer; Clock source generator 2 adopts real-time clock/calendar chip MC146818; Parallel serial conversion module 3 adopts 8 bit shift register 74LS165 chips; Separated in synchronization module 8 adopts the LM1881 Sync Separator Chip; Display box position adjusting type modules 9 adopts 74LS221 monostable trigger-action circuit chip.
The operation principle that this use is novel: vision signal module 5 is given separated in synchronization module 8 video signal transmission earlier; The process separated in synchronization obtains capable signal, field signal is synchronous; Separated in synchronization module 8 is transferred to display box position adjusting type modules 9 with signal then, through display box adjustment position module 9 carry out character screen display location the upper-lower position adjustment adjust with position, the left and right sides; Then, single-chip microcomputer 1 extracts character display from clock source generator 2, converts character code through tabling look-up to and is transferred to parallel serial conversion module 3; Character code is after carrying out and going here and there conversion; Under Dot Clock control, show dot matrix successively line by line; Write characters Dot Clock module 7 writes or revises interrupt routine through controller; And be transferred to single-chip microcomputer 1, and single-chip microcomputer 1 is constantly revised the read clock character display under the interruption of clock source, and last character display module 4 output signals and original video signal stack send monitor 6 to and carry out the character demonstration.
Should be appreciated that specific embodiment described above only is used to explain the utility model, and be not used in qualification the utility model.By the spirit conspicuous variation of being extended out of the utility model or change and still be among the protection range of the utility model.
Claims (7)
1. a video character stack display system comprises single-chip microcomputer (1), clock source generator (2), parallel serial conversion module (3), character display module (4), vision signal module (5) and monitor (6); The output of the input termination clock source generator (2) of said single-chip microcomputer (1), the input of the output termination parallel serial conversion module (3) of single-chip microcomputer (1); The input of the output termination character display module (4) of said parallel serial conversion module (3); The input of the output termination vision signal module (5) of said character display module (4); The input of the output termination monitor (6) of said vision signal module (5); It is characterized in that: also have write characters Dot Clock module (7); The input of the output termination character display module (4) of said write characters Dot Clock module (7) and the external interrupt source interface of single-chip microcomputer (1); Said write characters Dot Clock module (7) comprises controller.
2. video character stack display system according to claim 1 is characterized in that: also comprise separated in synchronization module (8) and display box position adjusting type modules (9); The output of said vision signal module (5) also connects the input of separated in synchronization module (8); The input of the output termination display box position adjusting type modules (9) of said separated in synchronization module (8); The input of the output termination character display module (4) of said display box position adjusting type modules (9).
3. video character stack display system according to claim 1, it is characterized in that: said single-chip microcomputer (1) adopts the AT89C51 single-chip microcomputer.
4. video character stack display system according to claim 1, it is characterized in that: said clock source generator (2) adopts real-time clock/calendar chip MC146818.
5. video character stack display system according to claim 1, it is characterized in that: said parallel serial conversion module (3) adopts 8 bit shift register 74LS165 chips.
6. video character stack display system according to claim 1, it is characterized in that: said separated in synchronization module (8) adopts the LM1881 Sync Separator Chip.
7. video character stack display system according to claim 1, it is characterized in that: said display box position adjusting type modules (9) adopts 74LS221 monostable trigger-action circuit chip.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2011204244172U CN202261590U (en) | 2011-10-31 | 2011-10-31 | Video and character overlay display system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2011204244172U CN202261590U (en) | 2011-10-31 | 2011-10-31 | Video and character overlay display system |
Publications (1)
Publication Number | Publication Date |
---|---|
CN202261590U true CN202261590U (en) | 2012-05-30 |
Family
ID=46122767
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2011204244172U Expired - Fee Related CN202261590U (en) | 2011-10-31 | 2011-10-31 | Video and character overlay display system |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN202261590U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110933343A (en) * | 2019-12-12 | 2020-03-27 | 无锡睿思凯科技股份有限公司 | Video overlapping information transmission method and video signal overlapping system |
-
2011
- 2011-10-31 CN CN2011204244172U patent/CN202261590U/en not_active Expired - Fee Related
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110933343A (en) * | 2019-12-12 | 2020-03-27 | 无锡睿思凯科技股份有限公司 | Video overlapping information transmission method and video signal overlapping system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN201576432U (en) | Multi-media display control unit | |
CN101516015B (en) | Multi-path video data acquiring, processing and transmitting method | |
CN108803568B (en) | Avionics control simulation system and method based on ARINC429 bus | |
CN102253913A (en) | Device for carrying out state acquisition and output control on multi-board-card port | |
CN104811643A (en) | Image data high speed storage system based on SD card array | |
CN104360511A (en) | MIPI module test method and test system realizing two modes | |
CN203787060U (en) | Display screen test device provided with plurality of VGA output interfaces | |
CN202261590U (en) | Video and character overlay display system | |
CN102097053B (en) | LED control system for automatically detecting resolution of units | |
CN101719353B (en) | Extended display identification data burning method for Display Port liquid crystal display | |
CN113436055A (en) | Miniaturized onboard high-speed image storage and processing system | |
CN204516320U (en) | A kind of LED display module with memory function | |
CN204256325U (en) | Realize the MIPI module group test system of two kinds of patterns | |
CN203217927U (en) | Low cost LED synchronous display control system without sending card | |
CN109509426A (en) | The LED display of more mouthfuls of output receives card | |
CN102521180B (en) | Multi-channel real-time direct reading memory structure | |
CN202189558U (en) | SPI interface-based data storage device | |
CN201063731Y (en) | Dynamic arbitrarily character video superimposer | |
CN214205739U (en) | General type high definition display system based on FPGA for photoelectric platform | |
CN204731418U (en) | Height based on BDS/GPS dynamic full custom location time service Airborne Terminal | |
CN112714105A (en) | Embedded OPC UA protocol conversion system | |
CN202332303U (en) | Structure of multichannel real-time direct-reading memory | |
CN202711661U (en) | LED display intelligent control system | |
CN202772993U (en) | Device for fast loading characters in character superimposition | |
CN203225823U (en) | Image acquisition processing system based on ARM11 and WINCE6.0 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120530 Termination date: 20161031 |
|
CF01 | Termination of patent right due to non-payment of annual fee |