CN202210399U - LED display screen constant current drive circuit with optional mirror image ratio - Google Patents
LED display screen constant current drive circuit with optional mirror image ratio Download PDFInfo
- Publication number
- CN202210399U CN202210399U CN2011203791675U CN201120379167U CN202210399U CN 202210399 U CN202210399 U CN 202210399U CN 2011203791675 U CN2011203791675 U CN 2011203791675U CN 201120379167 U CN201120379167 U CN 201120379167U CN 202210399 U CN202210399 U CN 202210399U
- Authority
- CN
- China
- Prior art keywords
- circuit
- current mirror
- current
- display frame
- data processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn - After Issue
Links
Images
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The present utility model discloses an LED display screen constant current drive circuit with optional mirror image ratio. The circuit comprises a reference voltage source circuit, a constant current adjusting circuit, a voltage sampling circuit, a current mirror image ratio self-adjusting circuit, a current mirror circuit and a display frame data processing circuit. The reference voltage source circuit comprises a seven grade loop oscillator and a band-gap reference circuit, the constant current adjusting circuit comprises a comparator, a current bias pipe and an external grounding resistor, the voltage sampling circuit comprises a differential comparator and a logic processing circuit, the current mirror image ratio self-adjusting circuit comprises a plurality of logic and sequential circuits, the current mirror circuit comprises a plurality of current mirror image tubes, the display frame data processing circuit comprises a plurality of display frame data processing units, and an output driving channel port of the drive circuit is provided with a 13V withstand voltage circuit which comprises two NMOS tubes. The drive circuit can be used for increasing LED display screen gray scale hierarchy and brightness contrast, and solving withstand voltage problems of the output driving channel port in a low cost.
Description
Technical field
The utility model relates to a kind of driving circuit, the LED display constant-current drive circuit that especially a kind of image ratio is free.
Background technology
Light emitting diode is a kind of current control device, has the brightness height, advantages such as volume is little, low in energy consumption, monochromaticity is good, response speed is fast, long service life.Constitute large, medium and small type LED display by light emitting diode matrix; Can be used for various information such as display text, figure, image, animation, market, video; And, can show fine and smooth coloured image especially by the full-color LED display screen that light emitting diodes red, green and blue three primary colours are formed.In full-color LED display screen; In order to improve the display quality of display screen; Make it to adapt to daytime, night, cloudy day, various light environments such as sunny; And different display backgrounds such as mountain, building, sky, people need set up different brightness and gray scale corresponding relation, and the optimized image gray-level that makes the beholder obtain to be fit to the human eye characteristic concerns with brightness contrast.
Prior art generally adopts the mode of scan control, sets up pictures different gray-level and brightness contrast relation.The principle of this control control technology is that time quantization is carried out in the brightness to light emitting diode in the scan period, is divided into M time brightness unit, (the N≤M) inferior of bright N in the scan period; When the sweep frequency of time brightness unit during greater than the distinguishable frequency of human eye; Just can obtain the display effect of
individual light-emitting diode luminance;
with three kinds of colors modulates again, thereby obtains the system of a gradation of image level and brightness contrast relation.The value of the M here is big more, and the gray-level that can realize is just many more, and luminance contrast is just big more, and displayable information is just abundant more, and image is also just finer and smoother.But because the brightness of light emitting diode is to be determined by the size of current that drives it; So the value of M can be activated the conforming restriction of electric current between electric current constant current accuracy and the different electric current drive channels; Thereby be difficult to set up the system that very accurate more gray-levels and brightness contrast concern, and then influence the display quality of whole full-color LED display screen.
In addition; In order to improve the overall brightness of LED display; Adapt to the stronger environment of light, when partial L ED display screen is produced in design, can several LED strings be increased brightness together; But such scheme can increase the supply voltage of total system, also requires the output drive channels port of led drive circuit to have the characteristic that voltage endurance capability can promote simultaneously.For making the output drive channels port of led drive circuit have the characteristic that voltage endurance capability can promote; The mode of main solution is to use higher withstand voltage processing technology instead or each data-out port removes the driving LED string through a withstand voltage driving tube, but these two kinds of schemes all can increase the cost of total system.
The utility model content
The utility model is the weak point that exists in the above-mentioned prior art for avoiding; Provide a kind of image ratio free LED display constant-current drive circuit; Increasing the LED display gray-level and to strengthen luminance contrast, and solve the problem of withstand voltage of the output drive channels port of led drive circuit.
The utility model adopts following technical scheme for the technical solution problem.
The LED display constant-current drive circuit that image ratio is free; Its design feature is, comprises that reference voltage source circuit, constant flow regulation circuit, voltage sampling circuit, current mirror are than adaptive circuit, adjustable second level current mirror group and the display frame data processing circuit of first order current mirror, image ratio that image ratio is adjustable; Said reference voltage source circuit is connected with voltage sampling circuit with the constant flow regulation circuit respectively, is used to produce reference voltage U
0, and with reference voltage U
0Input to constant flow regulation circuit and voltage sampling circuit respectively; Said constant flow regulation circuit is connected with first order current mirror, is used for the reference voltage U that produces according to said reference voltage source circuit
0, produce a steady current I
0, and with steady current I
0Transfer to first order current mirror; First order current mirror is connected with voltage sampling circuit with second level current mirror group respectively, and with steady current I
0The electric current I that mirror image obtains later on
1Be transferred to second level current mirror group respectively, simultaneously with voltage signal
Export voltage sampling circuit to; Said voltage sampling circuit is connected than adaptive circuit with current mirror, is used for according to reference voltage U
0And voltage signal
Obtain two signals of a26 and a32, and signal a26 and a32 input current mirror image are compared adaptive circuit; Said current mirror is connected with second level current mirror group with first order current mirror respectively than adaptive circuit; Signal a26 and a32 according to the output of voltage sampling circuit; The acquisition current mirror is than control signal d08 and d09 and export first order current mirror to, and the acquisition current mirror is than control signal a27 and a31 and export second level current mirror group to; First order current mirror according to output control signal d08 and the d09 of current mirror than adaptive circuit, is adjusted different current mirror image tube conduction modes, realizes the adjustment of image ratio; Second level current mirror group according to output control signal a27 and the a31 of current mirror than adaptive circuit, is adjusted different current mirror image tube conduction modes, realizes the adjustment of image ratio; Said display frame data processing circuit comprises a plurality of display frame data processing units; The output terminal of said display frame data processing unit is connected to the input end of second level current mirror group respectively; Output drive channels port is provided with voltage holding circuit, and said voltage holding circuit comprises two NMOS pipes: M1 and M2; Wherein, the source end of M1 and the drain terminal of M2 are linked at together, the source end ground connection of M2, and the drain terminal of M1 connects data output pressure welding point.
The design feature of the LED display constant-current drive circuit that the image ratio of the utility model is free also is:
Said reference voltage source circuit comprises seven grades of loop oscillators and band-gap reference circuit; Wherein, described seven grades of loop oscillators produce the enabling signal of one group of reverse each other oscillator signal as band-gap reference circuit; The reference voltage U that said band-gap reference circuit is used to produce
0, be input to constant flow regulation circuit and voltage sampling circuit respectively.
Said constant flow regulation circuit comprises a comparer, a current offset pipe and an external stake resistance, through regulating the size adjustment steady current I of external stake resistance
0Wherein, said comparer reference voltage U that input termination reference voltage source circuit provides
0The non-earth terminal of another input end of said comparer and external stake resistance and the source end three of current offset pipe link together; The grid end of the output termination current offset pipe of said comparer, the drain terminal of current offset pipe is as steady current I
0Output terminal.
Said voltage sampling circuit comprises two differential comparators and a logic processing circuit; An input end of two differential comparators all connects from the voltage signal of first order current mirror output
Another input end of two differential comparators meets the reference voltage U of reference voltage source circuit output respectively
0With the voltage that the supply voltage dividing potential drop obtains, the signal of the output terminal of two differential comparators is handled through logic processing circuit, obtains two signals of a26 and a32, and the input current mirror image compares adaptive circuit.
Said current mirror comprises a plurality of logics and sequential circuit than adaptive circuit; Sampled result signal a26 and a32 according to voltage sampling circuit; Automatically select the current mirror of corresponding states to export than control signal; Be that the output current mirror image arrives first order current mirror than control signal d08 and d09, the output current mirror image arrives second level current mirror group than control signal a27 and a31 simultaneously.
Said first order current mirror comprises a plurality of current mirror image tubes, according to output control signal d08 and the d09 of current mirror than adaptive circuit, adjusts different current mirror image tube conduction modes, realizes 1: 1,1: 2 and the adjustment of 1: 4 three kinds of image ratio; The said second level adjustable current mirroring circuit of image ratio comprises a plurality of current mirror image tubes; According to output control signal a27 and the a31 of current mirror than adaptive circuit; Adjust different current mirror image tube conduction modes, realized 1: 15,1: 7.5 and the adjustment of 1: 3.75 three kinds of image ratio; The image ratio of said first order current mirror: 1: 1,1: 2 and 1: 4, with the image ratio of second level current mirror circuit 1: 15,1: 7.5 and 1: 3.75th, one-to-one relationship can synthesize: 1: 1: 15; 1: 2: 7.5; 1: 4: 3.75 three kinds of image ratio.
Said display frame data processing circuit comprises a plurality of display frame data processing units; Each display frame data processing unit comprises one 1 bit data register, 1 a bit data latch and one two input nand gate composition; Said 1 bit data latch D termination, 1 bit data register Q end, an input end of 1 bit data latch Q termination, two input nand gates; Another input end of two input nand gates in said all display frame data processing units is provided with the unified data output switching signal, the input end of the corresponding second level of the output terminal of each two input nand gate current mirror group; 1 bit data register D end input display frame serial data in said first display frame data processing unit; 1 bit data register Q end in last display frame data processing unit outputs to chip pin through circuit; 1 bit data register Q end on the 1 bit data register D termination in all the other display frame data processing units in display frame data processing unit, the 1 bit data register D end in the next display frame data processing unit of 1 bit data register Q termination in the display frame data processing unit; The clock signal of 1 bit data register in said all display frame data processing units is identical; The clock signal of 1 bit data latch in said all display frame data processing units is identical; 1 bit data register in said all display frame data processing units is identical with 1 bit data latch reset signal.
Compared with present technology, the utility model beneficial effect is embodied in:
(1) uses the constant flow regulation circuit that operational amplification circuit constitutes, make the electric current of constant flow regulation circuit output only transfer leakage resistance relevant, utilize the bandgap voltage reference technology again, improved the constant current accuracy of chip with reference voltage and definite value;
(2) according to the voltage sample result of first order current mirror output offset pipe, select the suitable current image ratio, avoid the primary current of second level current mirror excessive or too small, guaranteed the mirror image precision of second level current mirror;
(3) chip the is shared adjustable current mirroring circuit of first order image ratio when improving chip performance, has reduced the area of repetitive in the chip, has effectively reduced the current error between chip cost, work power consumption and the different output drive channels;
(4) the output drive channels port of chip is provided with voltage holding circuit, improves in the scheme of brightness of display screen at serial LED, and direct driving LED string can not increase the cost of total system.
The LED display constant-current drive circuit of the utility model; Can improve the drive current constant current accuracy of existing LED display chip and reduce the current error between the different electric current drive channels; Increase the LED display gray-level and strengthen luminance contrast; Thereby realize promoting the purpose of LED display display quality, and solve the problem of withstand voltage of output drive channels port at lower cost.
Description of drawings
Fig. 1 is an integrated circuit block diagram in the utility model one embodiment.
Fig. 2 is a constant flow regulation circuit in the utility model one embodiment.
Fig. 3 is a first order current mirror in the utility model one embodiment.
Fig. 4 is the single current mirror circuit in the current mirror group of the second level in the utility model one embodiment.
Fig. 5 is a display frame data processing circuit in the utility model one embodiment.
Fig. 6 is a 13V voltage holding circuit in the utility model one embodiment.
Below pass through the specific embodiment, and in conjunction with the accompanying drawings the utility model is described further.
Embodiment
Referring to Fig. 1～Fig. 6; The LED display constant-current drive circuit that image ratio is free comprises that reference voltage source circuit, constant flow regulation circuit, voltage sampling circuit, current mirror are than adaptive circuit, adjustable second level current mirror group and the display frame data processing circuit of first order current mirror, image ratio that image ratio is adjustable; Said reference voltage source circuit is connected with voltage sampling circuit with the constant flow regulation circuit respectively, is used to produce reference voltage U
0, and with reference voltage U
0Input to constant flow regulation circuit and voltage sampling circuit respectively; Said constant flow regulation circuit is connected with first order current mirror, is used for the reference voltage U that produces according to said reference voltage source circuit
0, produce a steady current I
0, and with steady current I
0Transfer to first order current mirror; First order current mirror is connected with voltage sampling circuit with second level current mirror group respectively, and with steady current I
0The electric current I that mirror image obtains later on
1Be transferred to second level current mirror group respectively, simultaneously with voltage signal
Export voltage sampling circuit to; Said voltage sampling circuit is connected than adaptive circuit with current mirror, is used for according to reference voltage U
0And voltage signal
Obtain two signals of a26 and a32, and signal a26 and a32 input current mirror image are compared adaptive circuit; Said current mirror is connected with second level current mirror group with first order current mirror respectively than adaptive circuit; Signal a26 and a32 according to the output of voltage sampling circuit; The acquisition current mirror is than control signal d08 and d09 and export first order current mirror to, and the acquisition current mirror is than control signal a27 and a31 and export second level current mirror group to; First order current mirror according to output control signal d08 and the d09 of current mirror than adaptive circuit, is adjusted different current mirror image tube conduction modes, realizes the adjustment of image ratio; Second level current mirror group according to output control signal a27 and the a31 of current mirror than adaptive circuit, is adjusted different current mirror image tube conduction modes, realizes the adjustment of image ratio; Said display frame data processing circuit comprises a plurality of display frame data processing units; The output terminal of said display frame data processing unit is connected to the input end of second level current mirror group respectively; Output drive channels port is provided with voltage holding circuit, and said voltage holding circuit comprises two NMOS pipes: M1 and M2; Wherein, the source end of M1 and the drain terminal of M2 are linked at together, the source end ground connection of M2, and the drain terminal of M1 connects data output pressure welding point.
Said reference voltage source circuit comprises seven grades of loop oscillators and band-gap reference circuit; Wherein, described seven grades of loop oscillators produce the enabling signal of one group of reverse each other oscillator signal as band-gap reference circuit; The reference voltage U that said band-gap reference circuit is used to produce
0, be input to constant flow regulation circuit and voltage sampling circuit respectively.
Said constant flow regulation circuit comprises a comparer, a current offset pipe and an external stake resistance, through regulating the size adjustment steady current I of external stake resistance
0Wherein, said comparer reference voltage U that input termination reference voltage source circuit provides
0The non-earth terminal of another input end of said comparer and external stake resistance and the source end three of current offset pipe link together; The grid end of the output termination current offset pipe of said comparer, the drain terminal of current offset pipe is as steady current I
0Output terminal.
Said voltage sampling circuit comprises two differential comparators and a logic processing circuit; An input end of two differential comparators all connects from the voltage signal of first order current mirror output
Another input end of two differential comparators meets the reference voltage U of reference voltage source circuit output respectively
0With the voltage that the supply voltage dividing potential drop obtains, the signal of the output terminal of two differential comparators is handled through logic processing circuit, obtains two signals of a26 and a32, and the input current mirror image compares adaptive circuit.
Said current mirror comprises a plurality of logics and sequential circuit than adaptive circuit; Sampled result signal a26 and a32 according to voltage sampling circuit; Automatically select the current mirror of corresponding states to export than control signal; Be that the output current mirror image arrives first order current mirror than control signal d08 and d09, the output current mirror image arrives second level current mirror group than control signal a27 and a31 simultaneously.
Said first order current mirror comprises a plurality of current mirror image tubes, according to output control signal d08 and the d09 of current mirror than adaptive circuit, adjusts different current mirror image tube conduction modes, realizes 1: 1,1: 2 and the adjustment of 1: 4 three kinds of image ratio; The said second level adjustable current mirroring circuit of image ratio comprises a plurality of current mirror image tubes; According to output control signal a27 and the a31 of current mirror than adaptive circuit; Adjust different current mirror image tube conduction modes, realized 1: 15,1: 7.5 and the adjustment of 1: 3.75 three kinds of image ratio; The image ratio of said first order current mirror: 1: 1,1: 2 and 1: 4, with the image ratio of second level current mirror circuit 1: 15,1: 7.5 and 1: 3.75th, one-to-one relationship can synthesize: 1: 1: 15; 1: 2: 7.5; 1: 4: 3.75 three kinds of image ratio.
Said display frame data processing circuit comprises a plurality of display frame data processing units; Each display frame data processing unit comprises one 1 bit data register, 1 a bit data latch and one two input nand gate composition; Said 1 bit data latch D termination, 1 bit data register Q end, an input end of 1 bit data latch Q termination, two input nand gates; Another input end of two input nand gates in said all display frame data processing units is provided with the unified data output switching signal, the input end of the corresponding second level of the output terminal of each two input nand gate current mirror group; 1 bit data register D end input display frame serial data in said first display frame data processing unit; 1 bit data register Q end in last display frame data processing unit outputs to chip pin through circuit; 1 bit data register Q end on the 1 bit data register D termination in all the other display frame data processing units in display frame data processing unit, the 1 bit data register D end in the next display frame data processing unit of 1 bit data register Q termination in the display frame data processing unit; The clock signal of 1 bit data register in said all display frame data processing units is identical; The clock signal of 1 bit data latch in said all display frame data processing units is identical; 1 bit data register in said all display frame data processing units is identical with 1 bit data latch reset signal.
Among Fig. 1, the direction of arrow is the flow direction of signal, reference voltage source circuit output reference voltage U
0To constant flow regulation circuit and voltage sampling circuit; The constant flow regulation circuit is according to reference voltage U
0With the size of external setting resistance R ext, export elementary image current I
0Voltage sampling circuit is according to reference voltage U
0The voltage that sampling obtains with the current offset pipe grid end of first order current mirror
Output sampled result signal a26 and a32; According to sampled result signal a26 and a32, the output current mirror image arrives first order current mirror than signalization d08 and d09 to current mirror than adaptive circuit, and the output current mirror image arrives second level current mirror group than signalization a27 and a31; First order current mirror is pressed image ratio and the elementary image current I of current mirror than signalization d08 and d09 setting
0The secondary image current I that output is corresponding
1The display frame data processing circuit is with all corresponding display frame data processing unit of each bit data in the display frame serial data of input; The display frame data processing circuit is exported 16 bit data and a display frame data cascade data altogether, second level current mirror group of the corresponding input of each bit data; Each second level current mirror is pressed image ratio and the secondary image current I of current mirror than signalization a27 and a31 setting
1The drive current I that output is corresponding
OUT, each corresponding with it bit data is as output current I
OUTSwitching signal;
Reference voltage source circuit is made up of seven grades of loop oscillators and a band-gap reference circuit, and wherein, described seven grades of loop oscillators produce the enabling signal of one group of reverse each other oscillator signal as band-gap reference circuit, produce U by band-gap reference circuit again
0To constant flow regulation circuit and voltage sampling circuit;
Shown in Fig. 2 is the constant flow regulation circuit, and wherein a25 is an offset signal, and differential pair tube M8 and M5 meet reference voltage U respectively
0With the non-earth terminal of external setting resistance R ext, through the output terminal of comparator circuit M1 is regulated, with the voltage clamp of the non-earth terminal of setting resistance R ext to reference voltage U
0Equally big or small, elementary image current I then flows through
0The size of current of current corresponding offset M12 is U
0/ R
Ext
Voltage sampling circuit comprises two differential comparators and a logic processing circuit, and an input end of two differential comparators all connects the voltage that obtains from the current offset pipe grid end sampling of first order current mirror
Another input end of two differential comparators meets the reference voltage U of reference voltage source circuit output respectively
0With the voltage that the supply voltage dividing potential drop obtains, the signal of the output terminal of two differential comparators is handled through logic processing circuit, obtains two signals of a26 and a32, and the input current mirror image compares adaptive circuit;
Current mirror comprises a series of logic and sequential circuit than adaptive circuit; Sampled result signal a26 and a32 according to voltage sampling circuit; Automatically select the current mirror of corresponding states to export than control signal; Be that the output current mirror image arrives the adjustable current mirroring circuit of first order image ratio than control signal d08 and d09, drive current and elementary image current I when d08 and the work of d09 low level
0Size is identical; The output current mirror image arrives the adjustable current mirroring circuit of second level image ratio than control signal a27 and a31 simultaneously, drive current and secondary image current I when a27 and the work of a31 high level
1Size is identical;
Shown in Fig. 3 is first order current mirror; A25 is an offset signal among the figure; M14, M15 and M16 are the current mirror image tube, and wherein m=20 (or 10) expression has the individual identical current mirror image tube parallel connection in 20 (or 10), in the circuit length of the current mirror image tube of two inter-stages with wide be corresponding identical.I among Fig. 2
0The m parameter of current corresponding offset M12 is 10, according to the current mirror principle, can get M14, M15 and M16 current corresponding image ratio and be respectively: 1: 2; 1: 1; 1: 1, can obtain the current mirror ratio through array mode: 1: 1; 1: 2; 1: 4.Among Fig. 3, secondary image current I flows through
1The size of current of current corresponding offset M18 is corresponding mirror image multiple and U
0/ R
ExtProduct;
Shown in Fig. 4 is the single current mirror circuit in the current mirror group of the second level.A25 is an offset signal among Fig. 4; D_OUT is the bit data signal of display frame data processing circuit output; M21, M20 and M19 are the current mirror image tube, and the m parameter is respectively 15; 15; 30, the I among Fig. 3
1The m parameter of current corresponding offset M18 is 4 and since in the circuit length of the current mirror image tube of two inter-stages with wide be corresponding identical, according to the current mirror principle, can get M21, M20 and M19 current corresponding image ratio and be respectively: 1: 3.75; 1: 3.75; 1: 7.5, can obtain the current mirror ratio through array mode: 1: 15; 1: 7.5; 1: 3.75.Among Fig. 4, the electric current of output current I_out is that twice current mirror multiple product is multiplied by U again
0/ R
ExtBecause there is corresponding relation in the image ratio of first order current mirror and the second level current mirror during circuit design, two-stage current mirror ratio can synthesize: 1: 1: 15; 1: 2: 7.5; 1: 4: 3.75, then the mirror image multiple product of two-stage current mirror was 15 all the time, and promptly output current is 15 (U all the time
0/ R
Ext);
Shown in Fig. 5 is the display frame data processing circuit.Shown in the figure, the display frame data processing circuit is formed by 16 identical display frame data processing unit cascades.Each display frame data processing unit is made up of one 1 bit data register fd01,1 a bit data latch fd02 and one two input nand gate; The D termination 1 bit data register Q end of said 1 bit data latch fd02, a input end of Q termination two input nand gates of 1 bit data latch fd02; Two input nand gate b input ends in said all display frame data processing units are provided with unified data output switching signal switch, and the output terminal z of each two input nand gate outputs to the corresponding unit in the current mirror group of the second level as the D_out output terminal; The D end input display frame serial data frame of 1 bit data register fd01 in said first display frame data processing unit; The Q end of 1 bit data register fd01 in last display frame data processing unit is held as F_out; Output to chip pin through circuit; The Q end of 1 bit data register fd01 on the D termination of 1 bit data register fd01 in all the other display frame data processing units in display frame data processing unit, the 1 bit data register D end of the fd01 in the next display frame data processing unit of the Q termination of 1 bit data register fd01 in the display frame data processing unit; The clock signal of 1 bit data register fd01 in said all display frame data processing units all is clk; The clock signal of 1 bit data latch fd02 in said all display frame data processing units all is lock; 1 bit data register fd01 in said all display frame data processing units and the reset signal of 1 bit data latch fd02 all are clr;
Shown in Fig. 6 be the 13V voltage holding circuit that the output drive channels port of chip is provided with.Voltage holding circuit among the figure comprises two NMOS pipes: M1 and M2, and wherein, the source end of M1 and the drain terminal of M2 are linked at together, the source end ground connection of M2, the drain terminal of M1 connects data output pressure welding point, and A, B are the signals of control M1 and M2 switch among the figure; When the OUT port has electric current when output: after current-limiting resistance R current limliting, the voltage of OUT port be limited to (0.4V～1.0V), this moment M1 and all conductings of M2, then V
DS1With V
DS2All less than 1V; When the OUT port did not have electric current output: the voltage of supposing the OUT end was 13V; M1 and M2 end; Because the wide appearance difference of M1 and M2 is not very big; Within two one magnitude, M1 and M2 can be similar to the very big and close resistance R 1 and R2 series connection of two resistance values that is equivalent to shown in dotted line among the figure, and then the Z point voltage is about 13/2=6.5V.This moment, the VDS of M1 and M2 was about 6.5V, within the technology withstand voltage of normal N metal-oxide-semiconductor.
Claims (7)
1. the free LED display constant-current drive circuit of image ratio; It is characterized in that, comprise that reference voltage source circuit, constant flow regulation circuit, voltage sampling circuit, current mirror are than adaptive circuit, adjustable second level current mirror group and the display frame data processing circuit of first order current mirror, image ratio that image ratio is adjustable;
Said reference voltage source circuit is connected with voltage sampling circuit with the constant flow regulation circuit respectively, is used to produce reference voltage U
0, and with reference voltage U
0Input to constant flow regulation circuit and voltage sampling circuit respectively;
Said constant flow regulation circuit is connected with first order current mirror, is used for the reference voltage U that produces according to said reference voltage source circuit
0, produce a steady current I
0, and with steady current I
0Transfer to first order current mirror;
First order current mirror is connected with voltage sampling circuit with second level current mirror group respectively, and with steady current I
0The electric current I that mirror image obtains later on
1Be transferred to second level current mirror group respectively, simultaneously with voltage signal
Export voltage sampling circuit to; Said voltage sampling circuit is connected than adaptive circuit with current mirror, is used for according to reference voltage U
0And voltage signal
Obtain two signals of a26 and a32, and signal a26 and a32 input current mirror image are compared adaptive circuit;
Said current mirror is connected with second level current mirror group with first order current mirror respectively than adaptive circuit; Signal a26 and a32 based on the output of voltage sampling circuit; The acquisition current mirror is than control signal d08 and d09 and export first order current mirror to, and the acquisition current mirror is than control signal a27 and a31 and export second level current mirror group to;
First order current mirror according to output control signal d08 and the d09 of current mirror than adaptive circuit, is adjusted different current mirror image tube conduction modes, realizes the adjustment of image ratio;
Second level current mirror group based on output control signal a27 and the a31 of current mirror than adaptive circuit, is adjusted different current mirror image tube conduction modes, realizes the adjustment of image ratio;
Said display frame data processing circuit comprises a plurality of display frame data processing units; The output terminal of said display frame data processing unit is connected to the input end of second level current mirror group respectively;
Output drive channels port is provided with voltage holding circuit, and said voltage holding circuit comprises two NMOS pipes: M1 and M2; Wherein, the source end of M1 and the drain terminal of M2 are linked at together, the source end ground connection of M2, and the drain terminal of M1 connects data output pressure welding point.
2. the LED display constant-current drive circuit that image ratio according to claim 1 is free is characterized in that, said reference voltage source circuit comprises seven grades of loop oscillators and band-gap reference circuit; Wherein, described seven grades of loop oscillators produce the enabling signal of one group of reverse each other oscillator signal as band-gap reference circuit; The reference voltage U that said band-gap reference circuit is used to produce
0, be input to constant flow regulation circuit and voltage sampling circuit respectively.
3. the LED display constant-current drive circuit that image ratio according to claim 1 is free; It is characterized in that; Said constant flow regulation circuit comprises a comparer, a current offset pipe and an external stake resistance, through regulating the size adjustment steady current I of external stake resistance
0Wherein, said comparer reference voltage U that input termination reference voltage source circuit provides
0The non-earth terminal of another input end of said comparer and external stake resistance and the source end three of current offset pipe link together; The grid end of the output termination current offset pipe of said comparer, the drain terminal of current offset pipe is as steady current I
0Output terminal.
4. the LED display constant-current drive circuit that image ratio according to claim 1 is free is characterized in that, said voltage sampling circuit comprises two differential comparators and a logic processing circuit; An input end of two differential comparators all connects from the voltage signal of first order current mirror output
Another input end of two differential comparators meets the reference voltage U of reference voltage source circuit output respectively
0With the voltage that the supply voltage dividing potential drop obtains, the signal of the output terminal of two differential comparators is handled through logic processing circuit, obtains two signals of a26 and a32, and the input current mirror image compares adaptive circuit.
5. the LED display constant-current drive circuit that image ratio according to claim 1 is free; It is characterized in that; Said current mirror comprises a plurality of logics and sequential circuit than adaptive circuit, according to the sampled result signal a26 and the a32 of voltage sampling circuit, selects the current mirror of corresponding states to export than control signal automatically; Be that the output current mirror image arrives first order current mirror than control signal d08 and d09, the output current mirror image arrives second level current mirror group than control signal a27 and a31 simultaneously.
6. the LED display constant-current drive circuit that image ratio according to claim 1 is free; It is characterized in that; Said first order current mirror comprises a plurality of current mirror image tubes; According to output control signal d08 and the d09 of current mirror than adaptive circuit, adjust different current mirror image tube conduction modes, realized 1: 1,1: 2 and the adjustment of 1: 4 three kinds of image ratio; The said second level adjustable current mirroring circuit of image ratio comprises a plurality of current mirror image tubes; According to output control signal a27 and the a31 of current mirror than adaptive circuit; Adjust different current mirror image tube conduction modes, realized 1: 15,1: 7.5 and the adjustment of 1: 3.75 three kinds of image ratio; The image ratio of said first order current mirror: 1: 1,1: 2 and 1: 4, with the image ratio of second level current mirror circuit 1: 15,1: 7.5 and 1: 3.75th, one-to-one relationship can synthesize: 1: 1: 15; 1: 2: 7.5; 1: 4: 3.75 three kinds of image ratio.
7. the LED display constant-current drive circuit that image ratio according to claim 1 is free is characterized in that, said display frame data processing circuit comprises a plurality of display frame data processing units; Each display frame data processing unit comprises one 1 bit data register, 1 a bit data latch and one two input nand gate composition; Said 1 bit data latch D termination, 1 bit data register Q end, an input end of 1 bit data latch Q termination, two input nand gates; Another input end of two input nand gates in said all display frame data processing units is provided with the unified data output switching signal, the input end of the corresponding second level of the output terminal of each two input nand gate current mirror group; 1 bit data register D end input display frame serial data in said first display frame data processing unit; 1 bit data register Q end in last display frame data processing unit outputs to chip pin through circuit; 1 bit data register Q end on the 1 bit data register D termination in all the other display frame data processing units in display frame data processing unit, the 1 bit data register D end in the next display frame data processing unit of 1 bit data register Q termination in the display frame data processing unit; The clock signal of 1 bit data register in said all display frame data processing units is identical; The clock signal of 1 bit data latch in said all display frame data processing units is identical; 1 bit data register in said all display frame data processing units is identical with 1 bit data latch reset signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011203791675U CN202210399U (en) | 2011-09-28 | 2011-09-28 | LED display screen constant current drive circuit with optional mirror image ratio |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011203791675U CN202210399U (en) | 2011-09-28 | 2011-09-28 | LED display screen constant current drive circuit with optional mirror image ratio |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN202210399U true CN202210399U (en) | 2012-05-02 |
Family
ID=45989942
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2011203791675U Withdrawn - After Issue CN202210399U (en) | 2011-09-28 | 2011-09-28 | LED display screen constant current drive circuit with optional mirror image ratio |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN202210399U (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102306480A (en) * | 2011-09-28 | 2012-01-04 | 合肥工业大学 | LED (light-emitting diode) display screen constant-current driving circuit with optional mirror image ratio |
| CN102682700A (en) * | 2012-05-16 | 2012-09-19 | 深圳市摩西尔电子有限公司 | LED (light-emitting diode) constant current driving chip and output current control method thereof |
| CN102682701A (en) * | 2012-05-16 | 2012-09-19 | 深圳市摩西尔电子有限公司 | Constant current driving control system for LED (Light Emitting Diode) display screen and control method for output current thereof |
| WO2013170460A1 (en) * | 2012-05-16 | 2013-11-21 | 深圳市摩西尔电子有限公司 | Led display screen constant current drive control system and output current control method therefor |
| CN110096089A (en) * | 2019-04-26 | 2019-08-06 | 北京集创北方科技股份有限公司 | Driving circuit and display device |
-
2011
- 2011-09-28 CN CN2011203791675U patent/CN202210399U/en not_active Withdrawn - After Issue
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102306480A (en) * | 2011-09-28 | 2012-01-04 | 合肥工业大学 | LED (light-emitting diode) display screen constant-current driving circuit with optional mirror image ratio |
| CN102682700A (en) * | 2012-05-16 | 2012-09-19 | 深圳市摩西尔电子有限公司 | LED (light-emitting diode) constant current driving chip and output current control method thereof |
| CN102682701A (en) * | 2012-05-16 | 2012-09-19 | 深圳市摩西尔电子有限公司 | Constant current driving control system for LED (Light Emitting Diode) display screen and control method for output current thereof |
| WO2013170460A1 (en) * | 2012-05-16 | 2013-11-21 | 深圳市摩西尔电子有限公司 | Led display screen constant current drive control system and output current control method therefor |
| CN102682700B (en) * | 2012-05-16 | 2016-02-24 | 深圳市摩西尔电子有限公司 | A kind of LED constant current driving chip and output current control method thereof |
| CN102682701B (en) * | 2012-05-16 | 2016-09-21 | 深圳市摩西尔电子有限公司 | A kind of LED display constant-current driving control system and output current control method thereof |
| CN110096089A (en) * | 2019-04-26 | 2019-08-06 | 北京集创北方科技股份有限公司 | Driving circuit and display device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102306480B (en) | LED (light-emitting diode) display screen constant-current driving circuit with optional mirror image ratio | |
| CN202210399U (en) | LED display screen constant current drive circuit with optional mirror image ratio | |
| CN106373516A (en) | Led display device and driving method thereof | |
| CN104347033A (en) | LED (Light-Emitting Diode) display screen driving circuit | |
| CN103632635B (en) | Power tube grouping hybrid driving circuit | |
| CN107680536B (en) | Pixel circuit, its driving method and organic light emitting display panel, display device | |
| CN104347032A (en) | Driving circuit of outdoor LED (Light Emitting Diode) display screen | |
| CN104347034A (en) | Double-power LED (light-emitting diode) display screen drive circuit | |
| CN209729474U (en) | A kind of display panel and display device | |
| CN103000143B (en) | Full-color light-emitting diode (LED) array gray level adjustment method and circuit | |
| CN201984781U (en) | LED (light-emitting diode) constant current drive circuit | |
| CN110415641A (en) | A kind of two-wire cascade LED drive circuit | |
| CN103150990B (en) | Light-emitting diode (LED) display screen constant-current driving circuit with plurality of mirror image ratios | |
| CN103198789B (en) | Light emitting diode (LED) display screen constant current drive circuit with high constant current accuracy | |
| CN102915705B (en) | Timing sequence generating circuit for improving definition of light-emitting diode (LED) display screen with gray scale | |
| CN113793564A (en) | OSPWM algorithm for multi-interval optimization | |
| CN202454226U (en) | Brightness control circuit, chip and device | |
| CN111145683B (en) | Constant current driving self-adaptive adjusting circuit of LED display screen | |
| CN115985230A (en) | Screen-off energy-saving control method for constant-current LED display driving chip | |
| CN206574457U (en) | A kind of pixel-driving circuit, pel array and organic electroluminescence display panel | |
| CN202025755U (en) | LED chip and display device both packaged by drive circuit in hybrid manner | |
| CN106057129B (en) | A kind of AMOLED display driver circuits and its driving method | |
| CN201788499U (en) | Led scanning control chip device | |
| CN202948703U (en) | Full color led array gray scale adjusting circuit | |
| CN103745689B (en) | A kind of driving chip of dynamic screen |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| AV01 | Patent right actively abandoned |
Granted publication date: 20120502 Effective date of abandoning: 20130731 |
|
| RGAV | Abandon patent right to avoid regrant |