CN202167011U - Input/output system restoring device - Google Patents
Input/output system restoring device Download PDFInfo
- Publication number
- CN202167011U CN202167011U CN201120194438XU CN201120194438U CN202167011U CN 202167011 U CN202167011 U CN 202167011U CN 201120194438X U CN201120194438X U CN 201120194438XU CN 201120194438 U CN201120194438 U CN 201120194438U CN 202167011 U CN202167011 U CN 202167011U
- Authority
- CN
- China
- Prior art keywords
- internal memory
- rom
- bios
- circuit board
- prosthetic device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Prostheses (AREA)
Abstract
An input/output system restoring device is used for restoring a basic input/output system memory arranged on an electronic device by surface attachment technology. The restoring device comprises a circuit board, a first connection socket, a second connection socket and a standby system memory. The circuit board comprises a first side and a second side. The first connection socket is arranged on the first side and electrically connected with the circuit board, and the second connection socket is arranged on the second side and electrically connected with the circuit board. The standby system memory is contained in the first connection socket and electrically connected with the first connection socket, and a startup basic input/output system is stored in the standby system memory. The first connection socket is in coupling connection with the second connection socket by means of the circuit board. The second connection socket is used for containing and being electrically connected with the basic input/output system memory to be restored. The input/output system restoring device can enable a computer system with damaged basic input/output system data and incapable of normally starting up to complete a startup procedure smoothly while the basic input/output system memory is not removed.
Description
Technical field
The utility model relates to a kind of system prosthetic device, and is particularly related to the ROM-BIOS prosthetic device of system's prosthetic device.
Background technology
Computer system receives WV and when starting; Processing unit at first can read ROM-BIOS ROM (read-only memory) (the BIOS ROM that is installed in mainboard (Main Board) surface of electronic installation with surface mount technology (SMT); Hereinafter to be referred as the BIOS internal memory); Programmed instruction booting computer system through the ROM-BIOS that stores in the BIOS internal memory carries out operations such as hardware detection, device initialize, and the load operation system.Yet ROM-BIOS sometimes because of outage or misoperation in the renewal process so, produce error in data or cause corrupted data, make and can't accomplish above-mentioned start program smoothly behind the computer system starting.
For the data of the ROM-BIOS of repairing damage, the common practice comprises reinstalls back mainboard again with sticking together after the memory chip heavy industry (rework) on mainboard surface is repaired.Or change on mainboard so that surface mount technology is extra and stick together an internal memory socket, again the BIOS internal memory is installed in the internal memory socket.When the data in the BIOS internal memory need be repaired, the BIOS internal memory is taken out processing from the internal memory socket.
Another kind of mode; Please with reference to Fig. 1; Then be that extra setting is exclusively used in the connecting interface 14 that detects and repair BIOS internal memory 12 on mainboard 10, described connecting interface 14 is connected with the BIOS internal memory 12 that sticks together on mainboard, when the corrupted data of BIOS internal memory 12; Then through connecting interface 14 and cable 16 external spare memories 18, again through the stored back-up system Data Update of spare memory 18 or repair BIOS internal memory 12.
The utility model content
The utility model embodiment provides a kind of output/input system prosthetic device, in order to repair the ROM-BIOS internal memory that is arranged at electronic installation with surface mount technology.Described prosthetic device comprises: circuit board, first gang socket, second gang socket and back-up system internal memory.Circuit board comprises first side and second side, and described first gang socket is arranged at first side and electrically connects with circuit board, and second gang socket then is arranged at second side and electrically connects with circuit board.The back-up system internal memory is placed in first gang socket and electrically connects with it, stores the ROM-BIOS of can starting shooting in the described back-up system internal memory.Wherein, first gang socket and second gang socket couple by means of circuit board each other, and second gang socket is in order to ROM-BIOS internal memory ccontaining and that electric connection institute desire is repaired.
In other words, a kind of output/input system prosthetic device, in order to repair the ROM-BIOS internal memory that is arranged at electronic installation with surface mount technology, comprising: circuit board comprises first side and second side; First gang socket is arranged at this first side of this circuit board and electrically connects this circuit board; Second gang socket is arranged at this second side of this circuit board and electrically connects this circuit board; And the back-up system internal memory, be placed in this first gang socket, and electrically connect, this back-up system memory storage ROM-BIOS of can starting shooting with this first gang socket; Wherein, this first gang socket and this second gang socket couple by means of this circuit board each other, and this second gang socket is in order to ccontaining and electrically connect this ROM-BIOS internal memory.
The output/input system prosthetic device that the utility model embodiment is provided can be under the prerequisite of removal ROM-BIOS internal memory not, lets ROM-BIOS corrupted data and computer system that can't normal boot-strap is accomplished boot program smoothly.
Description of drawings
Fig. 1: the calcspar of known ROM-BIOS backup device;
Fig. 2: the synoptic diagram of a kind of output/input system prosthetic device embodiment that the utility model provides;
Fig. 3 A: the decomposing schematic representation of a kind of output/input system prosthetic device embodiment that the utility model provides (the first side-looking angle);
Fig. 3 B: the decomposing schematic representation of a kind of output/input system prosthetic device embodiment that the utility model provides (the second side-looking angle); And
Fig. 4: the decomposing schematic representation of the another kind of output/input system prosthetic device embodiment that the utility model provides.
[main element description of reference numerals]
10 mainboards
12 ROM-BIOS internal memories
14 connecting interfaces
16 cables
18 spare memories
2,2a ROM-BIOS prosthetic device
20 circuit boards
200 first sides
202 second sides
204 internal memory selected cells
206 contact points
208 contact points
22 first gang sockets
220 first slots
222 first pins
224 back of the body lids
24,24a second gang socket
240 second slots
242 second pins
2420 connecting pin positions
244 cell walls
246 grooves
248 lids
26 back-up system internal memories
3 mainboards
30 ROM-BIOS internal memories
Embodiment
Output/input system prosthetic device embodiment
Please with reference to Fig. 2, Fig. 2 is the synoptic diagram of a kind of output/input system prosthetic device embodiment of providing of the utility model.The described output/input system prosthetic device of present embodiment can be used for repairing factor according to damage or renewal process in outage and cause data imperfect so that ROM-BIOS that can't normal boot-strap.
The ROM-BIOS prosthetic device 2 of present embodiment comprises circuit board 20, first gang socket 22, second gang socket 24 and back-up system internal memory (Fig. 2 does not show).First gang socket 22 and second gang socket 24 are arranged at the both sides of circuit board 20 respectively, and electrically connect with circuit board 20 respectively, whereby, win gang socket 22 and second gang socket 24 are coupled each other via circuit board 20.The back-up system stored has the ROM-BIOS of can starting shooting, and described back-up system internal memory is placed in first gang socket 22, and electrically connects with first gang socket 22, and then also is couple to described circuit board 20.Second gang socket 24 in order to the ROM-BIOS internal memory 30 corresponding connections on the mainboard that is arranged on electronic installation 3 surface, and ROM-BIOS internal memory 30 is placed in first gang socket 24, and with second gang socket, 24 electric connections.When ROM-BIOS internal memory 30 and second gang socket, 24 electric connections, also be couple to circuit board 20 in the lump.Described electronic installation (Fig. 2 does not show) can be electronic operation devices such as personal computer, notebook computer, flat computer or embedded computer.Described ROM-BIOS internal memory 30 surface mount technology then capable of using and be arranged on the surface of mainboard 3.
When ROM-BIOS internal memory 30 factors on mainboard 3 surface and can't the normal boot start time according to damage or other reasons; Described ROM-BIOS prosthetic device 2 can cover and be fastened on described ROM-BIOS internal memory 30; By means of the corresponding electric connection of second gang socket 24 with ROM-BIOS internal memory 30; And first gang socket 22 and second gang socket 24 couple each other through circuit board 20, and then couple with the back-up system internal memory that is contained in first gang socket 22.
When mainboard 3 receives WVs and after switching on; The processing unit that is installed on mainboard 3 is (like central processing unit; Fig. 2 does not show) the first access ROM-BIOS internal memory 30 of script meeting, the guiding of the ROM-BIOS in the ROM-BIOS internal memory 30 The whole calculations machine system detects and initialization thus.If ROM-BIOS internal memory 30 can't normally be read at this moment and carry out start-up command, computer system promptly can't start smoothly.When this situation takes place; Earlier ROM-BIOS prosthetic device 2 is fastened on ROM-BIOS internal memory 30 and is linked to mainboard 3; Make mainboard 3 receive WV again; Then mainboard 3 will read the data in the back-up system internal memory 26 that couples with it through the ROM-BIOS internal memory 30 that is arranged on the mainboard 3, that is capable of starting up another part ROM-BIOS.
After processing unit reads the stored ROM-BIOS of ROM-BIOS prosthetic device 2; Can utilize stored the started shooting ROM-BIOS guiding mainboard 3 affiliated computer systems of back-up system internal memory to carry out selftest, initialization in advance, and the load operation system.And to the operating system loading; Can ROM-BIOS prosthetic device 2 be removed from mainboard 3; So that when desire is repaired impaired ROM-BIOS under operating system; Processing unit can correctly read and be arranged on the ROM-BIOS internal memory 30 on the mainboard 3 originally, and the impaired ROM-BIOS in the said ROM-BIOS internal memory 30 is repaired (ROM-BIOS that for example execution is relevant in operating system more new tool (flash BIOS tools) is upgraded).
Refer again to Fig. 3 A and Fig. 3 B, Fig. 3 A and Fig. 3 B are the decomposing schematic representation of above-mentioned ROM-BIOS prosthetic device 2 embodiment shown in Figure 2.The circuit board 20 of ROM-BIOS prosthetic device 2 has first side and second side, and what Fig. 3 A showed is the angle of being watched by first side 200, and Fig. 3 B then shows the angle of being watched by second side 202.Fig. 3 B has also omitted first gang socket 22 and the back-up system internal memory 26 shown in Fig. 3 A, earlier in this statement explanation.
At first please with reference to Fig. 3 A, first side 200 of circuit board 20 is provided with internal memory selected cell 204.First gang socket 22 comprises first slot 220, from first slot, 220 outward extending a plurality of first pins 222, and the back of the body lid 224 that is arranged on first slot, 220 opening parts.
Back-up system internal memory 26 is placed in first slot 220 of first gang socket 22, and can the back of the body covered 224 and closes to seal the opening of first slot 220, to avoid back-up system internal memory 26 to expose or to drop.Described back-up system internal memory 26 can be EPROM (Erasable Programmable Read Only Memory, EPROM).In the present embodiment with serial peripheral interface ROM (read-only memory) (Serial Peripheral Interface ROM; SPI ROM) be example, serial peripheral interface ROM (read-only memory) is to use wherein a kind of EPROM of serial peripheral bus (SPI BUS).Each first pin 222 is positioned at an end of first slot 220 and the pin of back-up system internal memory 26 electrically connects; The other end that first pin 222 extends first slot 220 then is fixed in first side 200 of circuit board 20, for example said each first pin 222 is welded in first side 200 of circuit board 20.Internal memory selected cell 204 can be the resistance that is arranged on the circuit board 20, and said resistance is via circuit board 20 and 222 one of them electric connection of first pin.By means of the mode of drawing high said resistance, make the processing unit of mainboard 3 when reading ROM-BIOS, can select read the started shooting ROM-BIOS that is stored in the back-up system internal memory 26 earlier.
Please with reference to Fig. 3 B, 24 of second gang sockets comprise second slot 240 and a plurality of second pins 242.240 of second slots of second gang socket 24 are in order to the ROM-BIOS internal memory 30 on the ccontaining mainboard 3 (with reference to Fig. 2).A plurality of second pins 242 of second gang socket 24 also can stretch out from second slot 240, are fixed on circuit board 20 so that will extend in an outer end, for example also are connected in second side 202 of circuit board 20 with the mode of welding.The both sides of second slot 240 have the cell wall 244 of symmetry, then have a plurality of and the corresponding groove 246 of second pin, 24 quantity and position on the cell wall 244, described a plurality of second pins 24 can be one to one groove 246 from the cell wall 244 extend.The other end of second pin 24 can be arranged on one to one in the groove 246 of cell wall 244 and be parallel with cell wall 244, to form a plurality of and the vertical in fact connecting pin position 2420 of circuit board 20.Whereby, when ROM-BIOS prosthetic device 2 fastenings were covered in ROM-BIOS internal memory 30, connecting pin position 2420 can contact with the pin of ROM-BIOS internal memory 30 one to one, and reaches the effect of electric connection.
Therefore, when mainboard 3 obtains WVs, and when beginning access and be arranged on the ROM-BIOS internal memory 30 on mainboard 3 surfaces (with reference to Fig. 2) by processing unit, but also access to the included back-up system internal memory 26 of ROM-BIOS prosthetic device 2.At this moment; By means of internal memory selected cell 204 to draw high the means of resistance; The order that makes back-up system internal memory 26 be read has precedence over ROM-BIOS internal memory 30; Processing unit promptly can read stored started shooting ROM-BIOS in the back-up system internal memory 26, and computer system starting, detection and initialization under the guiding mainboard 3, and operating system is carried out in guiding.Whereby with overcome in the ROM-BIOS internal memory 30 on the mainboard 3 data because of damage can't the normal boot computer system power-on problem.
Another embodiment of output/input system prosthetic device
Please with reference to the synoptic diagram of another prosthetic device embodiment that Fig. 4 provided.The difference of the ROM-BIOS prosthetic device 2a of present embodiment and ROM-BIOS prosthetic device 2 shown in Figure 3, but be that the second gang socket 24a also comprises folding cover 248.Fig. 4 has omitted circuit board 20, first gang socket 22 and the back-up system internal memory 26 shown in Fig. 3 A, only shows the bright discrepant second gang socket 24a, give earlier chat bright.Described lid 248 is arranged on the cell wall 244 of second slot 240, in order to seal the opening part of second slot 240.When ROM-BIOS prosthetic device 2a is not connected to ROM-BIOS internal memory 30 (consulting Fig. 2), but folding cover 248 can be closed to seal the opening of second slot 240, avoid connecting pin position 2420 to be infected with dust.
Wherein, damage the connecting pin position 2420 parallel for avoiding lid 248, so lid 248 is connected with each connecting pin position 2420, and make connecting pin 2420 change the direction that is provided with of connecting pin position 2420 in company with the folding of lid 248 with cell wall 244.
For example: when lid 248 is closed when sealing the opening part of second slot 240 accommodation spaces that hang down and place cell wall 244 and be accommodated in second slot 240 in connecting pin position 2420.And be unlocked and during the opening part of open second slot 240,2420 of connecting pin positions receive the control interlock of lid 248 when lid 248, and be parallel to cell wall 244 and be arranged on one to one in the groove 246 of cell wall 244.Whereby; In the time of both can having made prosthetic device ROM-BIOS 2a be fastened on ROM-BIOS internal memory 30; Let and connect the position 2420 and the corresponding one by one contact of pin of ROM-BIOS internal memory 30; When ROM-BIOS prosthetic device 2a separates with ROM-BIOS internal memory 30, can also lid the accommodation space of 248 sealings, second slot 240, avoid connecting pin position 2420 to contact with the external world.
Other subelements and the effect of ROM-BIOS prosthetic device 2a, identical with prosthetic device 2 shown in Figure 3, illustrated in detail sees also Fig. 3 and relevant explanation, promptly no longer repeats in the present embodiment.
According to the utility model embodiment; Above-mentioned prosthetic device includes the internal memory that has stored capable of starting up ROM-BIOS; Can be used for assisting corrupted data or the wrong computer system that can't start smoothly because of ROM-BIOS; The temporary transient ROM-BIOS internal memory that replaces on the mainboard that is arranged on computer system; After the startup of the ROM-BIOS booting computer system on the prosthetic device and getting into operating system, again control is given back operating system, so that under operating system, utilize other instrument to repair the data of ROM-BIOS.
When the prosthetic device that utilizes the utility model to provide comes aiding start; Can directly be fastened and connected with ROM-BIOS internal memory to be repaired, exempted the difficulty that must internal memory be repaired again wherein stored impaired ROM-BIOS from the mainboard behind the removal (unmount).
In addition; The prosthetic device that utilizes the utility model to provide is safeguarded ROM-BIOS and is repaired; Be in contact with one another with pin and reach electric connection; Can exempt and not only can save the space on mainboard surface in advance the internal memory socket being installed on the mainboard or the demand of extra connecting interface with the internal memory of connection prosthetic device and mainboard being set separately on mainboard, also can save extra material and the manufacturing cost that socket or connecting interface produce that be provided with simultaneously.
The above is merely the embodiment of the utility model, and it is not the scope of patent protection in order to limitation the utility model.
Claims (10)
1. output/input system prosthetic device in order to repair the ROM-BIOS internal memory that is arranged at electronic installation with surface mount technology, is characterized in that comprising:
Circuit board comprises first side and second side;
First gang socket is arranged at this first side of this circuit board and electrically connects this circuit board;
Second gang socket is arranged at this second side of this circuit board and electrically connects this circuit board; And
The back-up system internal memory is placed in this first gang socket, and electrically connects with this first gang socket, this back-up system memory storage ROM-BIOS of can starting shooting;
Wherein, this first gang socket and this second gang socket couple by means of this circuit board each other, and this second gang socket is in order to ccontaining and electrically connect this ROM-BIOS internal memory.
2. output/input system prosthetic device as claimed in claim 1 is characterized in that, this first gang socket comprises:
First slot, this back-up system internal memory are placed in this first slot; And
A plurality of first pins, said each first pin comprises two ends, and a wherein end of said each first pin contacts with the pin of this back-up system internal memory, and the other end is electrically connected at this first side of this circuit board.
3. output/input system prosthetic device as claimed in claim 2 is characterized in that, this second gang socket comprises:
Second slot, ccontaining in order to ccontaining this ROM-BIOS internal memory; And
A plurality of second pins, said each second pin comprises two ends, and a wherein end of said each second pin is electrically connected at this second side of this circuit board, and the other end is the connecting pin position, and said connecting pin position is corresponding with the pin of this ROM-BIOS internal memory.
4. output/input system prosthetic device as claimed in claim 3 is characterized in that, said connecting pin position is corresponding one to one with the pin position of this ROM-BIOS internal memory.
5. output/input system prosthetic device as claimed in claim 2 is characterized in that, this first gang socket more comprises:
The back of the body covers, and is arranged at the opening part of this first slot, in order to seal the opening of this first slot.
6. output/input system prosthetic device as claimed in claim 3 is characterized in that, this second slot more comprises:
Cell wall is arranged at the side of this second slot, and this cell wall more comprises a plurality of grooves, and each said groove is corresponding one to one with said second pin.
7. output/input system prosthetic device as claimed in claim 6 is characterized in that, said connecting pin position is arranged at said groove one to one, and said connecting pin position is parallel with this cell wall.
8. output/input system prosthetic device as claimed in claim 1 is characterized in that, this circuit board more comprises:
The internal memory selected cell is arranged at this first side, and electrically connects said first pin one of them.
9. output/input system prosthetic device as claimed in claim 8 is characterized in that, this internal memory selected cell is a resistance.
10. output/input system prosthetic device as claimed in claim 1 is characterized in that, saves as EPROM in this.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201120194438XU CN202167011U (en) | 2011-06-10 | 2011-06-10 | Input/output system restoring device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201120194438XU CN202167011U (en) | 2011-06-10 | 2011-06-10 | Input/output system restoring device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN202167011U true CN202167011U (en) | 2012-03-14 |
Family
ID=45802824
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201120194438XU Expired - Fee Related CN202167011U (en) | 2011-06-10 | 2011-06-10 | Input/output system restoring device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN202167011U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113868001A (en) * | 2021-09-10 | 2021-12-31 | 苏州浪潮智能科技有限公司 | Method and system for checking memory repair result and computer storage medium |
-
2011
- 2011-06-10 CN CN201120194438XU patent/CN202167011U/en not_active Expired - Fee Related
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113868001A (en) * | 2021-09-10 | 2021-12-31 | 苏州浪潮智能科技有限公司 | Method and system for checking memory repair result and computer storage medium |
| CN113868001B (en) * | 2021-09-10 | 2023-08-08 | 苏州浪潮智能科技有限公司 | Method, system and computer storage medium for checking memory repair result |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102609287B (en) | A kind of devices and methods therefor by CPU remote update FPGA | |
| US9298470B2 (en) | Method and apparatus for selecting bios program for a processor | |
| US20120281356A1 (en) | Cases for tablet computers and methods | |
| CN105653405B (en) | A kind of fault handling method and system of Generic Bootstrap | |
| KR20080011627A (en) | Computer system and booting method of the same | |
| US20130205129A1 (en) | Baseboard management controller system | |
| CN102622249A (en) | Safety starting method preventing central processing unit (CPU) from self locking | |
| EP1764687B1 (en) | Method for restoring a booted system | |
| CN103593281A (en) | Test system and test method | |
| CN106371863A (en) | Embedded multi-operation system boot program upgrading method | |
| CN202167011U (en) | Input/output system restoring device | |
| CN102075710A (en) | Starting operation method for television and television | |
| US20050262398A1 (en) | Recovery apparatus for BIOS chip in a computer system | |
| CN104102505A (en) | Computer power-on method | |
| JPS6159531A (en) | Microprogram loader | |
| US8806279B2 (en) | Method and apparatus for booting to debug in portable terminal | |
| US6301656B1 (en) | Method and apparatus for initial programming of flash based firmware | |
| US20160179626A1 (en) | Computer system, adaptable hibernation control module and control method thereof | |
| CN108572835A (en) | A kind of FPGA configuration file online upgrade system | |
| US7281150B1 (en) | Methods and apparatus for controlling operation of a data storage system | |
| TWI684914B (en) | Electronic device for updating on-board data of power off status and electronic device package assembly | |
| US7802086B2 (en) | Method for recovering BIOS chip in a computer system | |
| CN102541585A (en) | Remote upgrade method and embedded system | |
| US20140122024A1 (en) | Booting verification method of computer and electronic device | |
| CN106293531A (en) | A kind of method surprisingly distorted based on flash during the flash write-protected SD of preventing use |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120314 Termination date: 20180610 |