CN202034957U - Adjustable hysteresis comparator - Google Patents

Adjustable hysteresis comparator Download PDF

Info

Publication number
CN202034957U
CN202034957U CN2011200911478U CN201120091147U CN202034957U CN 202034957 U CN202034957 U CN 202034957U CN 2011200911478 U CN2011200911478 U CN 2011200911478U CN 201120091147 U CN201120091147 U CN 201120091147U CN 202034957 U CN202034957 U CN 202034957U
Authority
CN
China
Prior art keywords
resistance
hysteresis
loop comparator
hysteresis loop
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2011200911478U
Other languages
Chinese (zh)
Inventor
王惊伟
虞爱华
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
O Net Technologies Shenzhen Group Co Ltd
Original Assignee
O Net Communications Shenzhen Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by O Net Communications Shenzhen Ltd filed Critical O Net Communications Shenzhen Ltd
Priority to CN2011200911478U priority Critical patent/CN202034957U/en
Application granted granted Critical
Publication of CN202034957U publication Critical patent/CN202034957U/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Analogue/Digital Conversion (AREA)

Abstract

The utility model provides an adjustable hysteresis comparator, comprising an existing hysteresis comparator. The adjustable hysteresis comparator is characterized in that the hysteresis comparator module comprises two paths, wherein the first path is connected with a first digit/analogue converter and is used as the arrangement of the target threshold of the hysteresis comparator; the second path is connected with a second digit/analogue converter, a compared target voltage input signal and an analogue multiplier; the second digit/analogue converter and the compared target voltage input signal are together input to the analogue multiplier; and the output of the analogue multiplier is input to the input terminal of the hysteresis value and is used as the arrangement of the hysteresis value. By combining the digit/analogue converter and the analogue multiplier, the arrangement on the target threshold and the arrangement on the hysteresis value of the hysteresis comparator can be achieved; and simultaneously the arrangement precision of the hysteresis value can be ensured.

Description

A kind of adjustable hysteresis loop comparator
Technical field
The utility model relates to a kind of circuit, relates in particular to a kind of high-precision voltage hysteresis loop comparator circuit.
Background technology
The size of the hysteresis value of the hysteresis loop comparator circuit of current hardware voltage is provided with generally and is realized by digital regulation resistance, and because the restriction of the switch number of digital regulation resistance, cause the precision of hysteresis value not increase, improving precision can only could realize by the connection in series-parallel of a plurality of digital regulation resistances, make that so again the structure of this circuit is very complicated, and circuit that should complexity needs complicated software algorithm to cooperate could to realize.
The circuit of prior art hysteresis loop comparator is as shown in Figure 1a: hysteresis loop comparator 1 comprises: resistance R 1, resistance R 2 and operational amplifier C1, wherein, resistance R 1 and resistance R 2 are connected in series in the output of operational amplifier C1, the tie point of resistance R 1 and resistance R 2 is connected with the positive input terminal of operational amplifier C1, during this hysteresis loop comparator 1 work, the other end input reference voltage V of resistance R 1 Vef, the negative input end applied signal voltage V of operational amplifier C1 In, output signal voltage V like this InWith reference voltage V VefCurve shown in Fig. 1 b: the width D between this rectangular curve is certain, and rectangle is at V InThe position also be certain.
As Fig. 1 a, the hysteresis loop comparator 1 of 1b does not have flexible adjustable type, can not regulate the width D of output rectangular curve, can not regulate the position L of rectangle, there is certain limitation in such hysteresis loop comparator 1 in warning system, temperature-controlling system or the like application.
Summary of the invention
In order to address the above problem, the utility model provides and the utility model proposes a kind of circuit arrangement, utilize digital to analog converter and analog multiplier, just can reach the targets threshold setting of hysteresis loop comparator and the size setting of hysteresis value, guarantee the precision that is provided with of hysteresis value simultaneously.
The utility model for the technical scheme that solves its technical problem and adopt is: a kind of adjustable hysteresis loop comparator comprises existing hysteresis loop comparator module, it is characterized in that: the hysteresis loop comparator module comprises two-way, wherein the first via is connected with first digital to analog converter, as the setting of the target threshold values of hysteresis loop comparator, the second tunnel with second digital to analog converter, be connected with target voltage input signal and analog multiplier relatively; Described second digital to analog converter, the target voltage input signal that is compared input to analog multiplier jointly, and the output of analog multiplier is input to the input of hysteresis value again, as the setting of hysteresis value size.
Wherein, preferred version is: the hysteresis loop comparator module comprises resistance R 1, resistance R 2 and operational amplifier C1, resistance R 1 and resistance R 2 are connected in series in the output of operational amplifier C1, and the tie point of resistance R 1 and resistance R 2 and the positive input terminal of operational amplifier C1 are connected.
Advantage of the present utility model is: the utility model proposes a kind of circuit arrangement, cooperate digital to analog converter and analog multiplier, just can reach the targets threshold setting of hysteresis loop comparator and the size setting of hysteresis value, guarantee the precision that is provided with of hysteresis value simultaneously.
Description of drawings
Fig. 1 a is the structure principle chart of prior art hysteresis loop comparator;
Fig. 1 b is the signal input voltage of prior art hysteresis loop comparator and the curve chart of output voltage;
Fig. 2 a is the schematic diagram of first embodiment of a kind of high accuracy of the utility model hysteresis loop comparator that hysteresis value and desired value are set arbitrarily;
Fig. 2 b is the curve chart of the first embodiment signal input voltage and output voltage;
Fig. 3 a is the schematic diagram of second embodiment of a kind of high accuracy of the utility model hysteresis loop comparator that hysteresis value and desired value are set arbitrarily;
Fig. 3 b is the curve chart of the second embodiment signal input voltage and output voltage.
Embodiment
The utility model is described in further detail below in conjunction with drawings and the specific embodiments.
Shown in Fig. 2 a, Fig. 2 b, the hysteresis loop comparator that the utility model high accuracy can be provided with back stagnate value and desired value arbitrarily comprises hysteresis comparison module 11, described hysteresis comparison module 11 comprises resistance R 1, resistance R 2 and operational amplifier C1, wherein, resistance R 1 and resistance R 2 are connected in series in the output of operational amplifier C1, and the tie point of resistance R 1 and resistance R 2 and the positive input terminal of operational amplifier C1 are connected; First digital to analog converter 12 is connected with resistance R 1; The second digital-to-analogue converter 13 is connected an analog multiplier 15 jointly with input signal end 14, and the negative input end of back analog multiplier 15 and operational amplifier C1 is connected.
The signal input voltage Vin of present embodiment hysteresis loop comparator and the curve of output between the Vo are shown in Fig. 2 b: curve of output is the rectangle of a closure, along with the variation of the voltage U of signal input voltage Vin, the voltage U of the output of the output of operational amplifier oBecome a rectangular curve.
The operation principle of present embodiment is: wherein, the input terminal voltage of the first digital-to-analogue converter 12 with V1 represent, the input terminal voltage of the second digital-to-analogue converter 13 with V2 represent, the input voltage of input signal represents with Vin, output voltage is represented with Vo, the inverting input voltage of operational amplifier C1 is represented with V-, in-phase input end voltage is represented with V+, the product U of Vin and V2 THExpression, when Vin from little during to big variation, U THAlso from little to big variation (∞=>U TH2=>U TH1), can get following calculating formula:
V-=Vin*V2---------------------1
V+=V- ---------------------2
U TH 1 - V 1 R 1 = Vo - U TH 1 R 2 - - - 3
When Vin from greatly to little variation the time, U THAlso from greatly to little variation (+∞=>U TH1->U TH2), can get following equation
U TH 2 - V 1 R 1 = - Vo - U TH 2 R 2 - - - 4
Can get by 3,4
U TH 1 - U TH 2 = 2 Vo 1 + R 2 / R 1 - - 5
Can get by 1,5,
U TH 1 - U TH 2 = Vin 1 * V 2 - Vin 2 * V 2 = 2 Vo 1 + R 2 / R 1 - - - 6
Vin 1 - Vin 2 = 2 Vo ( 1 + R 2 / R 1 ) * V 2 - - - 7
Can get by 7, the size of the hysteresis value of signal input voltage Vin is only relevant with the voltage V2 of the second digital-to-analogue converter 13, thereby the setting of the hysteresis value size of hysteresis loop comparator is finished in the setting of voltage V2 that can be by the second digital-to-analogue converter.
Shown in Fig. 3 a, Fig. 3 b, the adjustable hysteresis loop comparator of the utility model comprises hysteresis loop comparator module 21, described hysteresis loop comparator module 21 comprises resistance R 1, resistance R 2 and operational amplifier C1, wherein, resistance R 1 and resistance R 2 are connected in series in the output of operational amplifier C1, and the tie point of resistance R 1 and resistance R 2 and the positive input terminal of operational amplifier C1 are connected; The negative input end of first digital to analog converter 22 and operational amplifier C1 is connected; The second digital-to-analogue converter 23 is connected an analog multiplier 25 jointly with input signal end 24, and back analog multiplier 25 is connected with resistance R 1.
The signal input voltage Vin of the hysteresis loop comparator of present embodiment and the curve of output between the Vo are shown in Fig. 3 b: curve of output is the rectangle of a closure, along with the variation of the voltage U of signal input voltage Vin, the voltage U of the output of the output of operational amplifier oBecome a rectangular curve.
The operation principle of present embodiment is: wherein, the input terminal voltage of the first digital-to-analogue converter 22 with V1 represent, the input terminal voltage of the second digital-to-analogue converter 23 with V2 represent, the input voltage of input signal represents with Vin, output voltage is represented with Vo, the inverting input voltage of operational amplifier C1 is represented with V-, in-phase input end voltage is represented with V+, the output U of analog multiplier THExpression, when Vin from little during to big variation, U THAlso from greatly to little variation (+∞=>U TH1=>U TH2), can get following calculating formula:
V+=V2 ----------------------1
U TH=Vin*V1----------------------2
V 2 - U TH 1 R 1 = - Vo - V 2 R 2 - - - 3
When Vin from greatly to little variation the time (+∞=>U TH1=>U TH2), can get following equation
V 2 - U TH 2 R 1 = Vo - V 2 R 2 - - - 4
Can get by 3,4
U TH 1 - U TH 2 = 2 Vo R 2 / R 1 - - - 5
Can get by 2,5,
U TH 1 - U TH 2 = Vin 1 * V 1 - Vin 2 * V 1 = 2 Vo R 2 / R 1 - - - 6
Vin 1 - Vin 2 = 2 Vo R 2 / R 1 * V 1 - - - 7
Can get by 7, the size of the hysteresis value of Vin is only relevant with the voltage V1 of the first digital-to-analogue converter 23, thereby the setting of the hysteresis value size of hysteresis loop comparator is finished in the setting of voltage V1 that can be by the first digital-to-analogue converter.
Advantage of the present utility model is: utilize digital to analog converter and analog multiplier, thereby reach the targets threshold setting of hysteresis loop comparator and the size setting of hysteresis value, guarantee the precision that is provided with of hysteresis value simultaneously.
The above is the utility model most preferred embodiment only, is not to be used to limit scope of the present utility model, and all equivalences of being done according to the utility model claim change or modify, and are all the utility model and contain.

Claims (2)

1. an adjustable hysteresis loop comparator comprises existing hysteresis loop comparator module, it is characterized in that: the hysteresis loop comparator module comprises two-way, wherein the first via is connected with first digital to analog converter, as the setting of the target threshold values of hysteresis loop comparator, the second tunnel is connected with second digital to analog converter, the target voltage input signal and the analog multiplier that are compared; Described second digital to analog converter, the target voltage input signal that is compared input to analog multiplier jointly, and the output of analog multiplier is input to the input of hysteresis value again, as the setting of hysteresis value size.
2. hysteresis loop comparator according to claim 1, it is characterized in that: the hysteresis loop comparator module comprises resistance R 1, resistance R 2 and operational amplifier C1, resistance R 1 and resistance R 2 are connected in series in the output of operational amplifier C1, and the tie point of resistance R 1 and resistance R 2 and the positive input terminal of operational amplifier C1 are connected.
CN2011200911478U 2011-03-30 2011-03-30 Adjustable hysteresis comparator Expired - Fee Related CN202034957U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2011200911478U CN202034957U (en) 2011-03-30 2011-03-30 Adjustable hysteresis comparator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2011200911478U CN202034957U (en) 2011-03-30 2011-03-30 Adjustable hysteresis comparator

Publications (1)

Publication Number Publication Date
CN202034957U true CN202034957U (en) 2011-11-09

Family

ID=44897241

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2011200911478U Expired - Fee Related CN202034957U (en) 2011-03-30 2011-03-30 Adjustable hysteresis comparator

Country Status (1)

Country Link
CN (1) CN202034957U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106644114A (en) * 2017-01-06 2017-05-10 四川埃姆克伺服科技有限公司 Temperature sensor signal processing circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106644114A (en) * 2017-01-06 2017-05-10 四川埃姆克伺服科技有限公司 Temperature sensor signal processing circuit
CN106644114B (en) * 2017-01-06 2023-06-20 四川埃姆克伺服科技有限公司 Temperature sensor signal processing circuit

Similar Documents

Publication Publication Date Title
CN104218951B (en) The operating method of semiconductor devices and semiconductor devices
CN103178852A (en) High-speed sampling front-end circuit
CN103441764B (en) A kind of power frequency change-over circuit
US9634626B2 (en) Instrumentation amplifier
CN103888140A (en) Analog-to-digital conversion error self-correction device and method
US10578654B2 (en) Apparatus and methods for processing sensed current
US6812769B1 (en) Switched charge multiplier-divider
CN202034957U (en) Adjustable hysteresis comparator
CN204009924U (en) A kind of high precision absolute value circuit
CN203445774U (en) Peak value current deviation generation circuit, peak value current sample hold circuit with compensation, constant current control circuit and switch power source
CN103163924B (en) System on chip (SoC) chip and compensation method and compensation device of operational amplifier offset voltage thereof
CN102221841B (en) Voltage feedback switched capacitor-based broken line segment fitting circuit
CN204215303U (en) Bandgap Reference Voltage Generation Circuit
CN204028204U (en) A kind of Rogowski coil current sensor with high-power output interface
CN204156831U (en) Ramp generator and imageing sensor
CN203554417U (en) SAR ADC (Successive Approximation Register Analog to Digital Converter) circuit and electronic equipment
CN102545907B (en) Digital-analogue converter
CN204697045U (en) The data reading circuit of gas sensor and checkout gear
CN103226460A (en) Multichannel analogue multiply-divide arithmetic circuit
CN103729008A (en) Wide-current-range alternating-current and constant-current source compensation type control strategy
CN107835000B (en) Output circuit for pulse code pattern generator
CN103698562B (en) A kind of electronic load device and emulation mode thereof
CN207475515U (en) A kind of output circuit for pulse pattern generator
Carrero et al. Experimental evaluation of a cascade sliding mode-PI controller for a coupled-inductor boost converter
US20150042294A1 (en) High accuracy pulse duty-cycle calculation implementation for power converter's PWM control apparatus

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20111109

Termination date: 20190330