CN201854299U - SOPC (system on programmable chip)-based security system with embedded Ethernet transmission. - Google Patents
SOPC (system on programmable chip)-based security system with embedded Ethernet transmission. Download PDFInfo
- Publication number
- CN201854299U CN201854299U CN2010205251766U CN201020525176U CN201854299U CN 201854299 U CN201854299 U CN 201854299U CN 2010205251766 U CN2010205251766 U CN 2010205251766U CN 201020525176 U CN201020525176 U CN 201020525176U CN 201854299 U CN201854299 U CN 201854299U
- Authority
- CN
- China
- Prior art keywords
- data
- sopc
- module
- control
- transmission
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Small-Scale Networks (AREA)
Abstract
The utility model relates to an SOPC (system on programmable chip)-based security system with embedded Ethernet transmission. The input end of a data acquiring and converting module of the system is connected with the output end of an X-ray detection plate, the output end of the data acquiring and converting module is connected with the input end of an SOPC-based technology controlling and information receiving and processing system, and the output end of the SOPC-based technology controlling and information receiving and processing system is connected with a data receiving and image processing module of a remote upper computer. With the system, various required modules are connected to an AVALON bus in a suspending way by adopting the SOPC technology, so that the flexibility of the system is enhanced; the acquiring and transmitting acceleration of the security system is achieved by accelerating hardware, and the stability of the system is improved, so that communication equipment and communication lines do not need to be added for realizing the PCI (peripheral component interconnect) or USB (universal serial bus) remote transmission of large-scale data; and the Ethernet transmission is designed to be in an embedding type, and the quick Ethernet transmission is realized by cutting an Ethernet communication protocol, so that the high-speed transmission of the large-scale data is achieved.
Description
Technical field
The utility model relates to a kind of based on SOPC(System-on-a-Programmable-Chip, SOC (system on a chip) promptly able to programme) the safe examination system of band Ethernet transmission, belong to safety-security area.
Background technology
In the existing luggage safe examination system, with FPGA(Field-Programmable Gate Array is field programmable gate array) make prime and handle, then by DSP(Digital Signal Processing Digital Signal Processing) data processing is the way of using always, adopt the common name of FPGA+ARM(one class microprocessor) wait realization luggage safe examination system also very general, effect is also fine.But system's underaction, cutting is poor, the peripheral circuit complexity, upgrading is difficult, and stability and reliability can't improve significantly.Because traditional luggage safety check transmission system generally adopts ISA, PCI, USB, exist the actual requirement that wiring is complicated, can not satisfy research and production in some occasion.
Summary of the invention
The utility model purpose is to overcome the deficiency of above-mentioned prior art and a kind of safe examination system of the band Ethernet transmission based on SOPC is provided, the functional module that system designs such as Nios II processor, self-defined IP kernel, network service driving, memory, I/O mouth are needed is integrated on the FPGA, member becomes a programmable SOC (system on a chip), the stability of raising system reaches the high-speed transfer of large data.
Realize that the technical scheme that the utility model purpose adopts is: a kind of safe examination system of transmitting based on the band embedded ethernet of SOPC comprises the X ray detecting plate, data acquisition/modular converter, control and message pick-up treatment system and host computer Data Receiving and image processing module based on the SOPC technology, described data acquisition/modular converter input is connected with the output of X ray detecting plate, data acquisition/modular converter output connects the input based on control of SOPC technology and message pick-up treatment system, and the output of described SOPC technology control and message pick-up treatment system connects long-range host computer Data Receiving and image processing module;
Described detecting plate receives X ray and light signal is changed into the analog information that can receive processing;
Described data acquisition/modular converter collection receives the analog signal that detecting plate sends, and the analog signal conversion that collection is received becomes digital signal corresponding, and sends to based on control of SOPC technology and message pick-up treatment system;
Described host computer Data Receiving and image processing module are monitored the view data that slave computer sends, and in real time the data that receive are stored, and the data that receive are handled accordingly;
Described processing and the transmission of finishing data based on the control and the message pick-up treatment system of SOPC technology, user's peripheral hardware and system are coupled together, constitute an embedded system, comprise the abbreviation of Nios II CPU, self-defined IP module, two SRAM(Static RAM, it is a kind of internal memory with static access facility, do not need refresh circuit can preserve the data of its storage inside) module for reading and writing, SDRAM(Synchronous Dynamic Random Access Memory, synchronous DRAM) and FLASH.Described self-defined IP module comprises Data Receiving/process IP module, two SRAM module for reading and writing, network control driver module and top-level module, Data Receiving/process IP module receives the image digital signal after data acquisition/modular converter conversion, and image digital signal handled, be processed into needed data format according to required form and data array, produce write data and the write address information of SRAM simultaneously.Described pair of SRAM module for reading and writing receives Data Receiving/processing module view data that handled well, to be stored, and these data are write one of them SRAM0, reads another SRAM1 simultaneously; Finish when SRAM0 stores, SRAM1 runs through complete, beginning SRAM0 write data, and the SRAM1 read data, the ping-pong operation of two SRAM of realization by being articulated to the top-level module on the Avalon bus, arrives Nios II CPU with transfer of data at last.
Described host computer Data Receiving and image processing module are served the view data that continual monitoring slave computer Nios II CPU sends by setting up the UDP network.
The structure of above-mentioned ethernet interface module obviously both can receive the control command that upper computer module is sent, and also can feed back to upper computer module to current working state, to realize from adjusting and the control of upper computer module end control to field device.The Nios II CPU that adopts handles quite with ARM, but its maximum characteristics are configurable height, therefore reduce peripheral hardware, reduce the complexity of peripheral circuit, have improved the flexibility and stability of system.In addition, the utility model need be for the PCI that realizes large data or USB remote transmission and is increased communication equipment, communication line, Ethernet transmission is designed to embedded, realizes the Fast Ethernet transmission, reach the high-speed transfer of large data through the cutting ethernet communication protocol.
The utility model system is flexible, complete, and function is more powerful, adopts and pass to quicken by the hardware-accelerated safe examination system that reaches, and improve the stability of system, and finishing of multitask more had better adaptability.
Description of drawings
Fig. 1 is an overall structure schematic block diagram of the present utility model.
Fig. 2 is a system principle diagram of the present utility model.
Embodiment
For technological means, creation characteristic that the utility model is realized, reach purpose and effect is easy to understand, below in conjunction with accompanying drawing the utility model is further elaborated.
With reference to figure 1, a kind of safe examination system of transmitting based on the band Ethernet of SOPC, comprise DDC232 data acquisition/modular converter, described DDC232 data acquisition/modular converter input is connected with the output of 32 X ray detecting plates, output connects the input based on control of SOPC technology and message pick-up treatment system, and the output of described SOPC technology control and message pick-up treatment system connects long-range host computer Data Receiving and image processing module.
Described 32 detecting plates receive X ray and light signal are changed into the analog information that can receive processing.
Described DDC232 data acquisition/modular converter collection receives the analog signal that 32 detecting plates send, according to algorithm, analog signal conversion is become required analog information, and change by A/D, the analog signal conversion that collection is received becomes digital signal corresponding, and sends to the message pick-up PIAPACS that constitutes based on the SOPC technology.
Described host computer Data Receiving and image data processing module.Host computer procedure adopts Visual Studio 2005 to write, serve the view data that continual monitoring slave computer (Nios II embedded software treatment system) sends by setting up the UDP network, in real time the data that receive are stored, so that follow-up processing.Image data processing module is handled the data that receive accordingly, shows a line data query and demonstration etc. as image.
Described control and the message pick-up treatment system that constitutes based on the SOPC technology finished the processing and the transmission of data, and user's peripheral hardware and system are coupled together, and constitutes an embedded system.Have very strong flexibility, can carry out cutting as required, also self-defined IP kernel can be articulated on the Avalon bus, form a complete microprocessing systems.
With reference to figure 2, be the systematic schematic diagram of Fig. 1 specific embodiment.Mainly comprise based on SOPC technology control and message pick-up treatment system: Nios II CPU, self-defined IP module, two SRAM, SDRAM, FLASH etc.
Described self-defined IP kernel mainly contains Data Receiving/process IP module, two SRAM module for reading and writing, network control driver module, top document etc.
Above-mentioned Data Receiving/process IP module receives the image digital signal after DDC232 data acquisition/modular converter conversion, and image digital signal handled, be processed into needed data format according to required form and data array, as with 128 point data group being aligneds, add mode bit, the end of a thread information is formed complete line data.Produce write data and the write address information of SRAM simultaneously.
Described pair of SRAM module for reading and writing realized the view data buffer memory.Receive DDC232 Data Receiving/processing module view data that handled well, to be stored, these data are write one of them SRAM0, read another SRAM1 simultaneously; Finish when SRAM0 stores, SRAM1 runs through complete, beginning SRAM0 write data, SRAM1 read data, the ping-pong operation of two SRAM of realization.At last, by being articulated to the top-level module on the Avalon bus, transfer of data is arrived the soft nuclear treatment system of Nios II.
With reference to figure 2, in Nios II CPU embedded software treatment system, the following function module of utilization C language compilation: the processing of data, UDP packing, network transmits, interrupts functions such as reception.
Described network transmits, and embedded system generally adopts the ICP/IP protocol stack of simplification, considers that the data volume of collection is bigger, and requirement can show processing etc. fast, so native system adopts the mode of udp protocol point-to-point transmission to carry out Network Transmission.This transmission means is in the Nios II, write embedded UDP communication by the direct design of C language, finish data message is sent to long distance control system, be host computer Data Receiving and the image processing module in the native system, and need not to adopt operating system, get around Ethernet transmission performances bottleneck under the embedded OS, reached the Fast Ethernet performance.In this mode, manually produce required network protocol header, the driver that directly calls the network interface chip bottom is finished the transmission of data.In the IP protocol header, the unification of package identification field is changed to 0x0000, manually calculate the IP verification and, and directly put into corresponding position, later on just need not every a packet calculate an IP verification with, save time raising speed.The length of the each bag that sends of cause is a fixed value, therefore network protocol header can be fixed, and when sending, the data adding with needs send forms one and sends bag, and sends function by network, and packet is sent at every turn.To reach peak efficiency in order sending, and to guarantee that under the minimum situation of transmission packet loss, each bag data length is set to 1024 bytes, adds the network protocol header of 42 bytes, each sends packet length is 1066 bytes.
More than show and described basic principle of the present utility model and principal character and advantage of the present utility model.The technical staff of the industry should understand; the utility model is not restricted to the described embodiments; that describes in the foregoing description and the specification just illustrates principle of the present utility model; under the prerequisite that does not break away from the utility model spirit and scope; the utility model also has various changes and modifications, and these changes and improvements all fall in claimed the utility model scope.The claimed scope of the utility model is defined by appending claims
Claims (2)
1. safe examination system based on the transmission of the band embedded ethernet of SOPC, it is characterized in that: comprise the X ray detecting plate, data acquisition/modular converter, control and message pick-up treatment system and host computer Data Receiving and image processing module based on the SOPC technology, described data acquisition/modular converter input is connected with the output of X ray detecting plate, data acquisition/modular converter output connects the input based on control of SOPC technology and message pick-up treatment system, and the output of described SOPC technology control and message pick-up treatment system connects long-range host computer Data Receiving and image processing module;
Described detecting plate receives X ray and light signal is changed into the analog information that can receive processing;
Described data acquisition/modular converter collection receives the analog signal that detecting plate sends, and the analog signal conversion that collection is received becomes digital signal corresponding, and sends to based on control of SOPC technology and message pick-up treatment system;
Described host computer Data Receiving and image processing module are monitored the view data that slave computer sends, and in real time the data that receive are stored, and the data that receive are handled accordingly;
Described processing and the transmission of finishing data based on the control and the message pick-up treatment system of SOPC technology couples together user's peripheral hardware and system, constitutes an embedded system.
2. according to the described safe examination system of transmitting based on the band embedded ethernet of SOPC of claim 1, it is characterized in that: described control and message pick-up treatment system based on the SOPC technology comprises Nios II CPU, self-defined IP module, two SRAM module for reading and writing, SDRAM and FLASH.
3. according to the described safe examination system of transmitting based on the band embedded ethernet of SOPC of claim 2, it is characterized in that: described self-defined IP module comprises Data Receiving/process IP module, two SRAM module for reading and writing, network control driver module and top-level module, Data Receiving/process IP module receives the image digital signal after data acquisition/modular converter conversion, and image digital signal handled, be processed into needed data format according to required form and data array, produce write data and the write address information of SRAM simultaneously.
4. according to the described safe examination system of transmitting based on the band embedded ethernet of SOPC of claim 3, it is characterized in that: described pair of SRAM module for reading and writing receives Data Receiving/process IP module view data that handled well, to be stored, these data are write one of them SRAM0, read another SRAM1 simultaneously; Finish when SRAM0 stores, SRAM1 runs through complete, beginning SRAM0 write data, and the SRAM1 read data, the ping-pong operation of two SRAM of realization by being articulated to the top-level module on the Avalon bus, arrives Nios II CPU with transfer of data at last.
5. according to the described safe examination system of transmitting based on the band embedded ethernet of SOPC of claim 4, it is characterized in that: described host computer Data Receiving and image processing module are served the view data that continual monitoring slave computer Nios II CPU sends by setting up the UDP network.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010205251766U CN201854299U (en) | 2010-09-12 | 2010-09-12 | SOPC (system on programmable chip)-based security system with embedded Ethernet transmission. |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010205251766U CN201854299U (en) | 2010-09-12 | 2010-09-12 | SOPC (system on programmable chip)-based security system with embedded Ethernet transmission. |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN201854299U true CN201854299U (en) | 2011-06-01 |
Family
ID=44096678
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2010205251766U Expired - Fee Related CN201854299U (en) | 2010-09-12 | 2010-09-12 | SOPC (system on programmable chip)-based security system with embedded Ethernet transmission. |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN201854299U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101950037A (en) * | 2010-09-12 | 2011-01-19 | 上海英迈吉东影图像设备有限公司 | Safety inspection system with embedded Ethernet transmission based on SOPC |
-
2010
- 2010-09-12 CN CN2010205251766U patent/CN201854299U/en not_active Expired - Fee Related
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101950037A (en) * | 2010-09-12 | 2011-01-19 | 上海英迈吉东影图像设备有限公司 | Safety inspection system with embedded Ethernet transmission based on SOPC |
| CN101950037B (en) * | 2010-09-12 | 2012-09-05 | 上海英迈吉东影图像设备有限公司 | Safety inspection system with embedded Ethernet transmission based on SOPC |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| RU2015131352A (en) | STRENGTHENING THE TRANSFER MECHANISM AND / OR CONFIGURATION OF ONE INTERCONNECT PROTOCOL FOR ANOTHER INTERCONNECT PROTOCOL | |
| CN101950037B (en) | Safety inspection system with embedded Ethernet transmission based on SOPC | |
| CN101957808B (en) | Communication method among various CPUs (Central Processing Units), system and CPU | |
| CN111656336A (en) | PCIE sending and receiving method, device, equipment and system | |
| CN101788972A (en) | System and method for transmitting data | |
| CN110851388B (en) | Debugging system and debugging signal transmission method for RISC-V processor | |
| WO2014086219A1 (en) | Content searching chip and system based on peripheral component interconnect bus | |
| CN104461979A (en) | Multi-core on-chip communication network realization method based on ring bus | |
| CN201854299U (en) | SOPC (system on programmable chip)-based security system with embedded Ethernet transmission. | |
| CN107153412A (en) | It is a kind of that there is the CAN controller circuit for sending FIFO | |
| CN101778038B (en) | Gigabit Ethernet-based high-speed data transmission system of embedded equipment | |
| CN107341130B (en) | Chip set with near-end data processing engine | |
| CN200944235Y (en) | Interface device of digital signal processor synchronous serial port and asynchronous serially equipment | |
| CN105550133A (en) | AXIS-FIFO bridge circuit based on ZYNQ and data transmission method using same | |
| CN103678217B (en) | Based PC IE high-velocity scanning interface arrangement | |
| CN105512075B (en) | Speedy carding process, input interface circuit and data transmission method | |
| CN205016216U (en) | Display screen interface converting device and intelligent wrist -watch | |
| CN207543138U (en) | A kind of data transmission system of more industrial bus | |
| CN206865480U (en) | A kind of CAN data conversion device | |
| CN102447602A (en) | System for quickly exchanging Modbus and Canbus communication data | |
| CN113132648A (en) | High-speed real-time video transmission method based on FPGA | |
| CN203930816U (en) | USBYu eight road CAN converters | |
| CN204256731U (en) | A kind of FPGA reads USB device data set at a high speed | |
| CN201716680U (en) | USB composite device for composite keyboard and fingerprint reader | |
| CN218632697U (en) | Calculation force service terminal |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20110601 Termination date: 20120912 |