CN201845328U - True random number generator based on sub-threshold characteristics - Google Patents
True random number generator based on sub-threshold characteristics Download PDFInfo
- Publication number
- CN201845328U CN201845328U CN2010205667555U CN201020566755U CN201845328U CN 201845328 U CN201845328 U CN 201845328U CN 2010205667555 U CN2010205667555 U CN 2010205667555U CN 201020566755 U CN201020566755 U CN 201020566755U CN 201845328 U CN201845328 U CN 201845328U
- Authority
- CN
- China
- Prior art keywords
- circuit
- output terminal
- random number
- output
- number generator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Abstract
The utility model discloses a true random number generator based on sub-threshold characteristics, which comprises a high-speed oscillator, a low-speed oscillator, a level conversion circuit, a sampling trigger and a signal post-processing circuit, wherein the output end of the high-speed oscillator is connected with the data end of the sampling trigger through the level conversion circuit, the output end of the low-speed oscillator is connected with the clock end of the sampling trigger, the output end of the sampling trigger is connected with the input end of the signal post-processing circuit, the output end of the signal post-processing circuit is the output end of a generator, and the signal post-processing circuit conducts a series of hybridization and noise processing on the output signals of the sampling trigger so as to improve the random characteristics of the output sequence. According to the generator, a random source circuit has simple structure, so that a series of odd-level inverter chains only need to be cascaded, the random character is good, the signals post-processing circuit with the reinforcing of vibration of frequency in a sub-threshold area and strong randomization capability reinforces the random character of output sequences, so that the output effect is better.
Description
Technical field
The utility model relates to information security and technical field of integrated circuits, relates in particular to a kind of real random number generator based on the subthreshold value characteristic, is used to produce uncertain true random number sequence.
Background technology
Along with the fast development of computer technology, the communication technology, the especially extensive utilization of network, information has become a kind of crucial wealth of current society.The continuous development of informationized society makes everyone life all with generation, reception, storage, processing and the transmission of information close getting in touch be arranged.Commercial, financial circles have proposed great challenge with combining especially of internet to cryptography and information security.
Random number has important effect in the contemporary cryptology field, and it is an ingredient important in crypto chip and the hardware.Randomizer mainly is divided into two kinds: pseudorandom number generator and real random number generator.The random series that obtains with deterministic algorithm computation if the assailant has enough computing powers, then can predict the generation rule of pseudo random number pseudo random number fully.And real random number generator utilizes the random noise source of the Nature, and its output sequence is unpredictable can not to be reproduced, and transmission that can better protection information is applicable in the chip hardware entity that information security is had relatively high expectations.
At present, three kinds of methods of common sampling obtain true random numbers in Circuits System: 1) utilize the Resistance Thermal Noise source directly to amplify acquisition; 2) utilize the vibration sampling method of band clock jitter to obtain; 3) utilize the chaos circuit of discrete time to obtain.Wherein the most frequently used real random number generator based on the vibration sampling method be oscillator by the band shake as stochastic source, and obtain data output with accurate another oscillator sampling, stochastic source comes from band and shakes frequency jitter on the oscillator.Usually will be with the shake oscillator design to become to be easy to be subjected to noise disturbance, more common method to have Resistance Thermal Noise amplified to be input to oscillator, thereby its frequency is shaken; The method of perhaps passing through to increase the progression of vibration chain or increasing vibration chain number, the frequency ratio of adjusting speed oscillator, thus strengthen the influence of external noise to oscillator frequency.But, the method for designing circuit complexity of adding Resistance Thermal Noise, difficult the realization; And utilize the method for designing of many or multistage vibration chain, and the vibration chain quantity of use is huge, and it is suitable that the frequency ratio of speed oscillator is regulated, and loaded down with trivial details trouble, effect are then relatively more general.
Desirable random series should satisfy numeral 0 and 1 stochastic distribution and not have correlativity mutually, and its single order, second order and high-order related coefficient are enough little, also will satisfy the performance standard at random of some other complexity in addition.Yet, real random number generator in the real work can be subjected to the influence that temperature, process deviation, power-supply ripple and other circuit crosstalk or the like and make output random series degradation, therefore real random number generator needs a post processing circuitry that output sequence is carried out digital processing, satisfies the needs of using thereby reach higher performance standard at random.
The utility model content
Goal of the invention: in order to overcome existing real random number generator randomized jitter deficiency or the loaded down with trivial details shortcoming of circuit based on the vibration sampling method, it is a kind of based on vibration sampling method design that the utility model provides, real random number generator based on the subthreshold value characteristic, adopt novel high-performance randomized jitter source, use simple circuit can produce high performance random series, can be used for related application fields such as cryptography.
Technical scheme: for achieving the above object, the technical solution adopted in the utility model is:
A kind of real random number generator based on the subthreshold value characteristic, comprise the quick oscillation device, oscillator at a slow speed, level shifting circuit, sampling trigger and signal post-processing circuit, the output terminal of described quick oscillation device is connected by the data terminal of level shifting circuit with the sampling trigger, the output terminal of oscillator is connected with the clock end of sampling trigger at a slow speed, the output terminal of sampling trigger is connected with the input end of signal post-processing circuit, the output terminal of signal post-processing circuit is as the output terminal of generator, described signal post-processing circuit carries out a series of hydridization and noise processing procedure to the output signal of sampling trigger, to improve the random character of output sequence.
Described quick oscillation device can adopt annular oscillation circuit to realize, constitutes by the series connection of odd number phase inverter; Offer the operating voltage of annular oscillation circuit by control, the quick oscillation device is operated in the sub-threshold region, utilize the sub-threshold region annular oscillation circuit to be easy to the characteristics that influenced by external disturbance, can increase the random character of final output sequence.
Described slow oscillation device is a kind of crystal oscillator clock circuit, and the accuracy requirement of described crystal oscillator clock circuit compares higher, and the clock frequency of described oscillator at a slow speed is below 1/10 of clock frequency of quick oscillation device.
Described sampling trigger adopts the register of edge sensitive, can realize the sampling of quick oscillation device and the stability of maintenance sampled data; The preferred d type flip flop that adopts.
Described signal post-processing circuit is made of XOR network, pseudorandom circuit and SHA1 hash function circuit, the output terminal of sampling trigger is connected with the input end of XOR network, the output terminal of XOR network is connected with the input end of pseudorandom circuit, the output terminal of pseudorandom circuit is connected with the input end of SHA1 hash function circuit, and the output terminal of SHA1 hash function circuit is as the output terminal of generator.Data through sampling trigger output at first insert the XOR network, by the pseudorandom circuit data are carried out the white noise processing again after, insert SHA1 hash function circuit at last, the data of SHA1 hash function circuit output end output are the output valve of described generator.
Described XOR network is made of the above shift register concatenation of secondary, between the output terminal of adjacent shift register, be connected with XOR gate, and being passed to next stage step by step, the single random seed that obtains sample at every turn is shifted one by one and also obtains the serial output valve behind the adjacent XOR; The output terminal of XOR gate that connects the output terminal of highest shift register is connected with the input end of pseudorandom circuit as the output terminal of XOR network.
Described pseudorandom circuit is a kind of linear feedback shift register, comprises register and a proper polynomial structure feedback function network of being in series more than two, and described feedback function network is a modular two addition device circuit; The random number output that obtains like this has the frequency spectrum of similar white Gaussian noise, a little less than the correlativity, makes random character obtain very big improvement.
In the signal post-processing circuit, also be connected in series the hash function circuit, this has the characteristics of one-way, compressibility and anti-collision hash function on mathematics, can optimize the statistical property of input data sequence, the utility model has adopted the stronger SHA1 algorithm of anti-exhaustive to realize the Hash network, can access high performance random number output, described SHA1 hash function circuit can be realized by typical digital circuit.
The dutycycle of described oscillator at a slow speed is as far as possible near 50%, so that the probability of " 0 " and " 1 " is all near 50% in the output sequence, the preferred dutycycle of oscillator at a slow speed is 50%.
Because the quick oscillation device is operated in lower subthreshold value power supply area, and other circuit are generally operational in normal 1.8V supply voltage district, can not direct communication between the circuit of two different voltage domains, therefore need design that level shifting circuit is arranged between quick oscillation device and the sampling trigger, be used to mate two digital signals between different voltage domains.Described level shifting circuit can be realized by four PMOS transistors and four NMOS transistors, be designated as the 0th PMOS transistor MP0, a PMOS transistor MP1, the 2nd PMOS transistor MP2, the 3rd PMOS transistor MP3, the 0th nmos pass transistor MN0, the first nmos pass transistor MN1, the second nmos pass transistor MN2 and the 3rd nmos pass transistor MN3 respectively; The one PMOS transistor MP1 and the first nmos pass transistor MN1 constitute the input that phase inverter output is connected to the 0th nmos pass transistor MN0, the drain terminal of the 0th nmos pass transistor MN0 is connected to the 2nd PMOS transistor MP2 grid, the drain terminal of the 2nd PMOS transistor MN2 is connected to the grid of the 0th PMOS transistor MP0, the 0th nmos pass transistor MN0, the 0th PMOS transistor MP0, the second nmos pass transistor MN2, the 2nd PMOS transistor MP2 constitute decussate texture jointly, and output is connected to the phase inverter input end that is made of the 3rd nmos pass transistor MN3 and the 3rd PMOS transistor MP3.
Beneficial effect: a kind of real random number generator that provides of the present utility model based on the subthreshold value characteristic, stochastic source circuit simple in structure only needs the chain of inverters cascade of a string odd level to get final product; Random character is good, and the signal post-processing circuit that the reinforcement of frequency jitter and randomization ability are strong has strengthened the random character of output sequence, makes output effect better.
Description of drawings
Fig. 1 is a structural representation of the present utility model;
Fig. 2 is the electrical block diagram of quick oscillation device and level shifting circuit in the utility model;
Fig. 3 is the workflow diagram of signal post-processing circuit;
Fig. 4 is the electrical block diagram of signal post-processing circuit.
Embodiment
Below in conjunction with accompanying drawing the utility model is done further explanation.
As shown in Figure 1, be a kind of real random number generator based on the subthreshold value characteristic, comprise quick oscillation device, oscillator, level shifting circuit, sampling trigger and improve the signal post-processing circuit of output sequence random character at a slow speed, the output terminal of described quick oscillation device is connected by the data terminal of level shifting circuit with the sampling trigger, the output terminal of oscillator is connected with the clock end of sampling trigger at a slow speed, the output terminal of sampling trigger is connected with the input end of signal post-processing circuit, and the output terminal of signal post-processing circuit is as the output terminal of generator.
As shown in Figure 2, be the electrical block diagram of quick oscillation device and level shifting circuit.Described quick oscillation device realizes that by the annular oscillation circuit that constitutes by the series connection of odd number phase inverter circuit structure is simple as stochastic source, and its frequency is subject to factor affecting such as supply voltage shake, temperature and circuit noise, thereby has certain phase jitter; The variance of its phase noise can increase and increase along with the time, and through the accumulation in some cycles, it is more obvious that these shakes can become; But phase jitter simple on the annular oscillation circuit is very little, generally in the ps level, if do not amplify, even the stack of some dither cycles also is difficult to the effect that reaches satisfied.
In this example, because annular oscillation circuit is operated in the sub-threshold region, thereby its frequency is subjected to the influence of circuit noise bigger, can strengthen phase jitter largely.Be described from principle below:
Annular oscillation circuit is composed in series by the odd number phase inverter, and be T=2*N*t oscillation period
Pd, wherein N is the number of phase inverter, t
PdIt is the propagation delay time of each phase inverter.When N determined, the cycle of ring oscillator was by the propagation delay time decision of phase inverter.Under the supply voltage electric power thus supplied of operate as normal, t fall time of nmos pass transistor (the PMOS crystal is similar)
PHLFor:
Rise time t
PLHSimilar formula is arranged, and time delay t
d=(t
PHL+ t
PLH)/2.In the great majority design, supply voltage is all selected enough highly, satisfies V
DD＞＞V
Tn+ V
DSATn/ 2.Under these conditions, the time-delay basically with independent of power voltage:
Yet when circuit working during in subthreshold value, supply voltage is at threshold voltage V
TnUnder, supply voltage V
DDInfluence will become especially remarkable.The factor that influence the transmission delay of phase inverter this moment mainly contains three: 1, load capacitance C
L2, transistorized breadth length ratio W/L; 3, supply voltage V
DDLoad capacitance C wherein
LWith breadth length ratio W/L all be set parameter, in circuit, generally can not change, so the voltage dithering that causes of the shake of supply voltage self and influence of environmental noise becomes the key factor of annular oscillation circuit frequency jitter.On the other hand, working in the annular oscillation circuit of sub-threshold region can be responsive more to the external noise source that do not reduce.
When phase inverter works in sub-threshold region,, have following formula time delay according to the theoretical model of setting up of CMOS:
K wherein, I
O, g,V
T, gNumerical value for match.This formula shows that supply voltage is very big to the influence of time delay.Push away thus, the supply voltage shake of sub-threshold region can cause bigger inverter delay time jitter, the time in some cycles of process adds up, and can realize the amplification to phase jitter largely.
Described level shifting circuit comprises the 0th PMOS transistor MP0, a PMOS transistor MP1, the 2nd PMOS transistor MP2, the 3rd PMOS transistor MP3, the 0th nmos pass transistor MN0, the first nmos pass transistor MN1, the second nmos pass transistor MN2 and the 3rd nmos pass transistor MN3; The one PMOS transistor MP1 and the first nmos pass transistor MN1 constitute the input that phase inverter output is connected to the 0th nmos pass transistor MN0, the drain terminal of the 0th nmos pass transistor MN0 is connected to the 2nd PMOS transistor MP2 grid, the drain terminal of the 2nd PMOS transistor MN2 is connected to the grid of the 0th PMOS transistor MP0, the 0th nmos pass transistor MN0, the 0th PMOS transistor MP0, the second nmos pass transistor MN2, the 2nd PMOS transistor MP2 constitute decussate texture jointly, and output is connected to the phase inverter input end that is made of the 3rd nmos pass transistor MN3 and the 3rd PMOS transistor MP3.
Described slow oscillation device is a kind of crystal oscillator clock circuit, and the clock frequency of described oscillator at a slow speed is below 1/10 of clock frequency of quick oscillation device; The dutycycle of described oscillator at a slow speed is about 50%.
Described sampling trigger adopts the register of d type flip flop or edge sensitive to realize.
As shown in Figure 3, be signal post-processing circuit working process flow diagram in this example: through the sampled signal of sampling trigger output, at first carry out Pyatyi displacement, wait for that then enabling that aftertreatment begins judge:, then turn back to the Pyatyi shift phase and proceed shifting function if Enable Pin is judged to be NO; If Enable Pin is judged to be YES, then jump into the XOR network, the output of phase ortho position is carried out xor operation and finally obtained serial output.Output stream will be sent into linear feedback shift register and make pseudorandom permutation, and pass through the parallel data that 192bit goes here and there and is converted into 192.Parallel data enters SHA1 Hash hybridization network, and the grouping of process message is filled, initialization link variable, 80 draws hash function output after taking turns the circulation compression algorithm, as the output valve of real random number generator.
As shown in Figure 4, for realizing the electrical block diagram of signal post-processing circuit working flow process in the accompanying drawing 3, in this signal post-processing circuit, comprise XOR network, pseudorandom circuit and SHA1 hash function circuit.The input data of signal post-processing circuit at first are connected into the XOR network, and its output is carried out the data whiten as the input of pseudorandom circuit, at last data is connected into SHA1 hash function circuit, and the final output that obtains is as the output valve of real random number generator.
XOR network as shown in the figure is made of the Pyatyi shift register concatenation, between the output terminal of adjacent shift register, be connected with XOR gate, and being passed to next stage step by step, the single random seed that obtains sample at every turn is shifted one by one and also obtains the serial output valve behind the adjacent XOR; The output terminal of the XOR gate of the output terminal of connection level V shift register is connected with the input end of pseudorandom circuit as the output terminal of XOR network.
Suppose that be p through the sampled signal of sampling trigger output for the probability of " 1 ", the probability that produces " 0 " so then is 1-p (ideally p=0.5).With reference to the accompanying drawings the XOR network shown in 4 as can be known, data are through after the one-level XOR gate, the probability of output " 1 " is 2p (1-p), the probability of output " 0 " is p
2+ (1-p)
2Utilize mathematical induction to obtain, if the total n level XOR gate of XOR chain, then
The probability that output terminal obtains " 1 " is: p (1)=0.5-2
N-1(p-0.5)
n
The probability that output terminal obtains " 0 " is: p (0)=0.5+2
N-1(p-0.5)
n
Adopt Pyatyi XOR chain in this example, can optimize the statistics effect preferably.
The pseudorandom circuit adopts and is commonly used to generate pseudo-linear feedback shift register realization with noise sequence in the communication system, comprise register and a proper polynomial structure feedback function network of being in series more than two, described feedback function network is a modular two addition device circuit.Be the circuit structure diagram of six grades of linear feedback shift registers as shown in Figure 4, the proper polynomial of feedback logic is G (x)=x
6+ x+1.According to the theory of pseudorandom circuit, the output of linear feedback shift register has following three specific characters:
(1) 0-1 distribution character: in a pseudo-random period, the number of times that element 1 occurs than element 0 occur often 1.
(2) distance of swimming characteristic: the distance of swimming number of element 0 and element 1 respectively accounts for half; Length is that (the element distance of swimming of 1≤k≤r-2) accounts for 2 of distance of swimming sum to k
-k
(3) correlativity: the autocorrelation function of output sequence is periodic two-valued function.
The pseudorandom permutation of true random seed makes that the statistical property of true random number is more outstanding, the utility model continues the output of pseudorandom circuit to input to after through string and conversion and carries out the hydridization operation in the SHA1 hash function circuit, so that further improve the performance of random number.
Be depicted as the structural representation of SHA1 hash function as accompanying drawing 4 right half parts, be output as the hashed value of 160bit.List entries length can be arbitrary value, and this example has adopted 192 Bit Strings and transformation result to import as Hash here.At first, be that unit divides into groups with information with 192 bits, initializing variable A=0x67452301, B=0xEFCDAB89, C=0x98BADCFE, D=0x10325476, E=0xC3D2E1F0.The algorithm core is one and comprises 4 round-robin modules, each circulation is made up of 20 steps, the step function that uses in each circulation is identical, and the step function comprises 4 different nonlinear functions (Ch, Parity, Maj, Parity) in the different circulations, and each circulates all with the current 192 bit Y that handling
qImport with 160 bit cache size A, B, C, D, E, upgrade cache contents then.The output mould 2 of final step
32Add that the input of first round-robin has just obtained final hashed value.
Last output as true random number, can be given such as modules such as cryptographic algorithm safe and reliable key input is provided.
The above only is a preferred implementation of the present utility model; be noted that for those skilled in the art; under the prerequisite that does not break away from the utility model principle; can also make some improvements and modifications, these improvements and modifications also should be considered as protection domain of the present utility model.
Claims (10)
1. real random number generator based on the subthreshold value characteristic, it is characterized in that: described generator comprises the quick oscillation device, oscillator at a slow speed, level shifting circuit, sampling trigger and the signal post-processing circuit that improves the output sequence random character, the output terminal of described quick oscillation device is connected by the data terminal of level shifting circuit with the sampling trigger, the output terminal of oscillator is connected with the clock end of sampling trigger at a slow speed, the output terminal of sampling trigger is connected with the input end of signal post-processing circuit, and the output terminal of signal post-processing circuit is as the output terminal of generator.
2. the real random number generator based on the subthreshold value characteristic according to claim 1 is characterized in that: described quick oscillation device realizes that by the annular oscillation circuit that constitutes by the series connection of odd number phase inverter described quick oscillation device is operated in the sub-threshold region.
3. the real random number generator based on the subthreshold value characteristic according to claim 1 is characterized in that: described slow oscillation device is a kind of crystal oscillator clock circuit, and the clock frequency of described oscillator at a slow speed is below 1/10 of clock frequency of quick oscillation device.
4. the real random number generator based on the subthreshold value characteristic according to claim 1 is characterized in that: described sampling trigger adopts the register of edge sensitive.
5. the real random number generator based on the subthreshold value characteristic according to claim 1 is characterized in that: described sampling trigger adopts d type flip flop.
6. the real random number generator based on the subthreshold value characteristic according to claim 1, it is characterized in that: described signal post-processing circuit is made of XOR network, pseudorandom circuit and SHA1 hash function circuit, the output terminal of sampling trigger is connected with the input end of XOR network, the output terminal of XOR network is connected with the input end of pseudorandom circuit, the output terminal of pseudorandom circuit is connected with the input end of SHA1 hash function circuit, and the output terminal of SHA1 hash function circuit is as the output terminal of generator.
7. the real random number generator based on the subthreshold value characteristic according to claim 6, it is characterized in that: described XOR network is made of the above shift register concatenation of secondary, between the output terminal of adjacent shift register, be connected with XOR gate, and being passed to next stage step by step, the output terminal of XOR gate that connects the output terminal of highest shift register is connected with the input end of pseudorandom circuit as the output terminal of XOR network.
8. the real random number generator based on the subthreshold value characteristic according to claim 7, it is characterized in that: described pseudorandom circuit is a kind of linear feedback shift register, comprise register and a proper polynomial structure feedback function network of being in series more than two, described feedback function network is a modular two addition device circuit.
9. the real random number generator based on the subthreshold value characteristic according to claim 1 is characterized in that: the dutycycle of described oscillator at a slow speed is 50%.
10. the real random number generator based on the subthreshold value characteristic according to claim 1 is characterized in that: described level shifting circuit comprises the 0th PMOS transistor MP0, a PMOS transistor MP1, the 2nd PMOS transistor MP2, the 3rd PMOS transistor MP3, the 0th nmos pass transistor MN0, the first nmos pass transistor MN1, the second nmos pass transistor MN2 and the 3rd nmos pass transistor MN3; The one PMOS transistor MP1 and the first nmos pass transistor MN1 constitute the input that phase inverter output is connected to the 0th nmos pass transistor MN0, the drain terminal of the 0th nmos pass transistor MN0 is connected to the 2nd PMOS transistor MP2 grid, the drain terminal of the 2nd PMOS transistor MN2 is connected to the grid of the 0th PMOS transistor MP0, the 0th nmos pass transistor MN0, the 0th PMOS transistor MP0, the second nmos pass transistor MN2, the 2nd PMOS transistor MP2 constitute decussate texture jointly, and output is connected to the phase inverter input end that is made of the 3rd nmos pass transistor MN3 and the 3rd PMOS transistor MP3.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010205667555U CN201845328U (en) | 2010-10-18 | 2010-10-18 | True random number generator based on sub-threshold characteristics |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010205667555U CN201845328U (en) | 2010-10-18 | 2010-10-18 | True random number generator based on sub-threshold characteristics |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN201845328U true CN201845328U (en) | 2011-05-25 |
Family
ID=44040214
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2010205667555U Expired - Fee Related CN201845328U (en) | 2010-10-18 | 2010-10-18 | True random number generator based on sub-threshold characteristics |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN201845328U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2012051920A1 (en) * | 2010-10-18 | 2012-04-26 | 东南大学 | True random number generator based on sub-threshold properties |
| CN103150138A (en) * | 2013-03-29 | 2013-06-12 | 成都三零嘉微电子有限公司 | Digital-circuit-based true random number generator |
-
2010
- 2010-10-18 CN CN2010205667555U patent/CN201845328U/en not_active Expired - Fee Related
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2012051920A1 (en) * | 2010-10-18 | 2012-04-26 | 东南大学 | True random number generator based on sub-threshold properties |
| CN103150138A (en) * | 2013-03-29 | 2013-06-12 | 成都三零嘉微电子有限公司 | Digital-circuit-based true random number generator |
| CN103150138B (en) * | 2013-03-29 | 2016-03-30 | 成都三零嘉微电子有限公司 | A kind of real random number generator based on digital circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101957741A (en) | Sub-threshold value characteristic-based true random number generator | |
| Golic | New methods for digital generation and postprocessing of random data | |
| Bose et al. | A novel compression and encryption scheme using variable model arithmetic coding and coupled chaotic system | |
| CN101515228A (en) | True random number generator | |
| CN102968290B (en) | A kind of true Random Number Generator of isomery lightweight | |
| Bonny et al. | Hardware optimized FPGA implementations of high-speed true random bit generators based on switching-type chaotic oscillators | |
| CN101162998A (en) | True random number generator | |
| Masoodi et al. | An analysis of linear feedback shift registers in stream ciphers | |
| CN110071803B (en) | True random number generator of pure digital circuit | |
| Nguyen et al. | Designing a pseudorandom bit generator with a novel five-dimensional-hyperchaotic system | |
| Sivaraman et al. | Metastability-induced TRNG architecture on FPGA | |
| Mei et al. | A highly flexible lightweight and high speed true random number generator on FPGA | |
| Li et al. | A parallel and reconfigurable united architecture for Fibonacci and Galois LFSR | |
| Lam et al. | Hardware implementations of multi-output Welch-Gong ciphers | |
| Bahadur et al. | Reconfigurable side channel attack resistant true random number generator | |
| CN201845328U (en) | True random number generator based on sub-threshold characteristics | |
| Lee et al. | Implementing a phase detection ring oscillator PUF on FPGA | |
| CN107479857A (en) | Random number produces and post processing circuitry | |
| CN111078191A (en) | Pseudo-random number generation method based on FPGA hardware implementation | |
| Fischer et al. | True random number generators in FPGAs | |
| Lu et al. | High-efficiency TRNG Design Based on Multi-bit Dual-ring Oscillator | |
| Arnault et al. | F-FCSR stream ciphers | |
| Devi et al. | Hardware Random Number GeneratorUsing FPGA. | |
| Peng et al. | A side-channel attack resistant AES with 500mbps, 1.92 pj/bit PVT variation tolerant true random number generator | |
| Upadhyay et al. | Cryptanalysis of hardware based stream ciphers and implementation of GSM stream cipher to propose a novel approach for designing n-bit LFSR stream cipher |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20110525 Termination date: 20131018 |