CN201639506U - Novel grid connected bridge inverter without dead-time effect - Google Patents
Novel grid connected bridge inverter without dead-time effect Download PDFInfo
- Publication number
- CN201639506U CN201639506U CN2010201300212U CN201020130021U CN201639506U CN 201639506 U CN201639506 U CN 201639506U CN 2010201300212 U CN2010201300212 U CN 2010201300212U CN 201020130021 U CN201020130021 U CN 201020130021U CN 201639506 U CN201639506 U CN 201639506U
- Authority
- CN
- China
- Prior art keywords
- signal
- circuit
- main control
- control unit
- blockading
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Landscapes
- Inverter Devices (AREA)
Abstract
The utility model discloses a novel grid connected bridge inverter without dead-time effect, comprising an intelligent main control unit, a signal blockading circuit and an inversion circuit, wherein the intelligent main control unit is connected with the signal blockading circuit, the signal blockading circuit is connected with the inversion circuit, and the intelligent main control unit transports high frequency pulse trigger signals and blockading signals to the signal blockading circuit; the signal blockading circuit carries out logical operation through PWM (Pulse Width Modulation) signals and the blockading signals transported by the intelligent main control unit and finally sends the signals to a gate pole of a switch power tube in the inversion circuit to control the switch power tube to open and close; the inversion circuit converts direct current energy to alternating current energy which has the same frequency and phase with a power network and sends the alternating current energy back to the power network. The utility model has the advantages that an added hardware circuit is simple, a dead-time compensation algorithm is not added in a control program, the utilization ratio of direct current bus voltage is enhanced, and the harmonic content of output currents is also greatly lowered.
Description
Technical field
The utility model relates to a kind of grid-connected bridge inverter.
Background technology
In inverter circuit, because switching device and nonideal switching device, in the time-delay of opening and turn-offing certain hour, in order to guarantee the situation that is not short-circuited between the upper and lower brachium pontis, between adjacent switch periods, need to set the time that a upper and lower brachium pontis turn-offs simultaneously, to guarantee the not conducting simultaneously of upper and lower brachium pontis, the time that the upper and lower brachium pontis of this section turn-offs simultaneously is called Dead Time.In Dead Time, because the existence of fly-wheel diode, inverter still can output current, but the adding in dead band also brings the waveform of output voltage and electric current to produce and contains problems such as the industrial frequency harmonic, the fundamental voltage amplitude that are difficult to filtering descend, the utilance of DC bus-bar voltage is lower in distortion, the output current.
Solve the method that dead-time problem mainly adopts compensation at present, divide both direction: a kind of is hardware compensating, and this compensation needing relatively to obtain the voltage signal of compensation by output virtual voltage and reference voltage level.Another kind is a software compensation, adopts the method for pure software, adds the algorithm of dead area compensation in control program, realizes the compensation to the dead band influence.
Summary of the invention
The utility model is avoided the defective of dead area compensation, and a kind of grid-connected bridge inverter of novel free of dead time effect is provided.
The technical solution adopted in the utility model:
The grid-connected bridge inverter of novel free of dead time effect, it is characterized in that: comprise intelligent main control unit, signal lockout circuit, inverter circuit, described intelligent main control unit links to each other with the signal lockout circuit, described signal lockout circuit links to each other with inverter circuit, and described intelligent main control unit carries high-frequency impulse triggering signal and locking signal to give the signal lockout circuit; Described signal lockout circuit will be carried out logical operation by pwm signal and the locking signal that intelligent main control unit is carried, and signal is delivered to the gate pole of switching power tube in the inverter circuit, opening and turn-offing with the control switch power tube the most at last; Described inverter circuit is converted into direct current energy and the AC energy of electrical network with the frequency homophase, sends back in the electrical network.
Further, described signal lockout circuit comprises three couples of arithmetic logic unit U1A, U1B, U2A, U2B, U3A, U3B and not gate logical block U4, U5 and U6;
Described inverter circuit comprises switching power tube T1, T2, T3, T4, T5 and T6, and described switching power tube all connects in the mode of half-bridge.
Perhaps, described signal lockout circuit comprises a pair of arithmetic logic unit U7A, U7B and not gate logical block U8;
Described inverter circuit comprises switching power tube Q1 and Q2.
Further, string has the element of voltage detecting on the half-bridge of described inverter circuit.
Intelligent main control unit described in the utility model adopts 16 or higher DSP or MCU or single-chip microcomputer as main control chip.
String has the element of voltage detecting on the half-bridge of inverter circuit described in the utility model, detected output voltage signal is passed in the intelligent main control unit, use for internal algorithm, and intelligent main control unit is according to the correct locking signal of detected voltage direction output on the main circuit, to shield the gate pulse triggering signal of one of them switching power tube on each half-bridge, only export the gate pulse triggering signal of another switching power tube.
For bridge circuit, in fact in a switch periods, difference according to the sense of current, electric current only flows through the body of one of them from the pair of switches power tube, and to another switching power tube, then be from it anti-and diode flow through, turning on and off of diode is not need control signal, therefore as long as, can shield the gate pulse triggering signal of a switching power tube, only export the gate pulse triggering signal of a switching power tube by detecting the brachium pontis sense of current.In this case, the change of current of upper and lower brachium pontis realizes automatically by diode, therefore also just no longer needs Dead Time also can guarantee the reliable change of current.
The load that the utility model is mainly used in inverter is an AC network, so power network current is identical with voltage-phase, because power network current is difficult to detect its zero crossing, the voltage detecting zero crossing is then comparatively convenient, replace current zero-crossing point to detect so the utility model adopts voltage over zero to detect, realize the phase identification of line voltage electric current.
Advantage of the present utility model: the hardware circuit of interpolation is simple, does not need in the control program to add the dead area compensation algorithm, has improved the utilance of DC bus-bar voltage, greatly reduces the harmonic content of output current.
Description of drawings
Fig. 1 is a structured flowchart of the present utility model.
Fig. 2 is the circuit diagram of the utility model embodiment one.
Fig. 3 is the circuit diagram of the utility model embodiment two.
Fig. 4 is sine wave modulation of the present utility model and s operation control schematic diagram.
Embodiment
Embodiment one
With reference to Fig. 1, Fig. 2, the grid-connected bridge inverter of novel free of dead time effect, comprise intelligent main control unit 1, signal lockout circuit 2, inverter circuit 3, described intelligent main control unit 1 links to each other with signal lockout circuit 2, described signal lockout circuit 2 links to each other with inverter circuit 3, and described intelligent main control unit 1 carries high-frequency impulse triggering signal and locking signal to give the signal lockout circuit; Described signal lockout circuit 2 will be carried out logical operation by pwm signal and the locking signal that intelligent main control unit is carried, and signal is delivered to the gate pole of switching power tube in the inverter circuit 3, opening and turn-offing with the control switch power tube the most at last; Described inverter circuit 3 is converted into direct current energy and the AC energy of electrical network with the frequency homophase, sends back in the electrical network.
Described signal lockout circuit 2 comprises three couples of arithmetic logic unit U1A, U1B, U2A, U2B, U3A, U3B and not gate logical block U4, U5 and U6;
Described inverter circuit 3 comprises switching power tube T1, T2, T3, T4, T5 and T6, and described switching power tube all connects in the mode of half-bridge.
String has the element of voltage detecting on the half-bridge of described inverter circuit 3.
Intelligent main control unit described in the utility model 1 adopts 16 or higher DSP or MCU or single-chip microcomputer as main control chip.
String has the element of voltage detecting on the half-bridge of inverter circuit 3 described in the utility model, detected output voltage signal is passed in the intelligent main control unit 1, use for internal algorithm, and intelligent main control unit 1 is according to the correct locking signal of detected voltage direction output on the main circuit, to shield the gate pulse triggering signal of one of them switching power tube on each half-bridge, only export the gate pulse triggering signal of another switching power tube.
The chip that arithmetic logic unit adopts in the signal lockout circuit 2 in the present embodiment is 74HC14D and 74HC08D, to handle the pwm signal and the locking signal of intelligent main control unit 1 output.Logical operation by the signal lockout circuit forms on three groups of gate pulse triggering signals control inverter circuit 3 brachium pontis three groups the opening and turn-offing of switching power tube up and down.
Embodiment two
With reference to Fig. 1, Fig. 3, the difference of present embodiment and embodiment one is that described signal lockout circuit 2 comprises a pair of arithmetic logic unit U7A, U7B and not gate logical block U8; Described inverter circuit 3 comprises switching power tube Q1 and Q2.All the other 26S Proteasome Structure and Functions are identical.
With reference to Fig. 4, the control ring of this algorithm is output as sinusoidal given signal, this given signal is by comparing with triangular carrier, generate pwm signal and one group of locking signal of one group of complementation, these two groups of signals produce the work of the upper and lower brachium pontis switching power tube of gate pole pulse triggering signal control inverter circuit 3 by logical operation a pair of and door and NAND gate.
The described content of this specification embodiment only is enumerating the way of realization of utility model design; protection range of the present utility model should not be regarded as only limiting to the concrete form that embodiment states, protection range of the present utility model also reach in those skilled in the art according to the utility model design the equivalent technologies means that can expect.
Claims (4)
1. the grid-connected bridge inverter of novel free of dead time effect, it is characterized in that: comprise intelligent main control unit, signal lockout circuit, inverter circuit, described intelligent main control unit links to each other with the signal lockout circuit, described signal lockout circuit links to each other with inverter circuit, and described intelligent main control unit carries high-frequency impulse triggering signal and locking signal to give the signal lockout circuit; Described signal lockout circuit will be carried out logical operation by pwm signal and the locking signal that intelligent main control unit is carried, and signal is delivered to the gate pole of switching power tube in the inverter circuit, opening and turn-offing with the control switch power tube the most at last; Described inverter circuit is converted into direct current energy and the AC energy of electrical network with the frequency homophase, sends back in the electrical network.
2. the grid-connected bridge inverter of novel free of dead time effect according to claim 1, it is characterized in that: described signal lockout circuit comprises three couples of arithmetic logic unit U1A, U1B, U2A, U2B, U3A, U3B and not gate logical block U4, U5 and U6;
Described inverter circuit comprises switching power tube T1, T2, T3, T4, T5 and T6, and described switching power tube all connects in the mode of half-bridge.
3. the grid-connected bridge inverter of novel free of dead time effect according to claim 1, it is characterized in that: described signal lockout circuit comprises a pair of arithmetic logic unit U7A, U7B and not gate logical block U8;
Described inverter circuit comprises switching power tube Q1 and Q2.
4. according to the grid-connected bridge inverter of claim 2 or 3 described novel free of dead time effect, it is characterized in that: string has the element of voltage detecting on the half-bridge of described inverter circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010201300212U CN201639506U (en) | 2010-03-12 | 2010-03-12 | Novel grid connected bridge inverter without dead-time effect |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010201300212U CN201639506U (en) | 2010-03-12 | 2010-03-12 | Novel grid connected bridge inverter without dead-time effect |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN201639506U true CN201639506U (en) | 2010-11-17 |
Family
ID=43084012
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2010201300212U Expired - Lifetime CN201639506U (en) | 2010-03-12 | 2010-03-12 | Novel grid connected bridge inverter without dead-time effect |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN201639506U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103856093A (en) * | 2014-03-03 | 2014-06-11 | 深圳市禾望电气有限公司 | Inverter dead band time elimination method and device |
-
2010
- 2010-03-12 CN CN2010201300212U patent/CN201639506U/en not_active Expired - Lifetime
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103856093A (en) * | 2014-03-03 | 2014-06-11 | 深圳市禾望电气有限公司 | Inverter dead band time elimination method and device |
| CN103856093B (en) * | 2014-03-03 | 2016-08-17 | 深圳市禾望电气股份有限公司 | Inverter Dead-time time removing method and device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Liu et al. | Improved SMS islanding detection method for grid-connected converters | |
| CN101976854A (en) | Photovoltaic power generation single phase grid-connected inverter | |
| CN107276443B (en) | Improvement type fixed-frequency hysteresis current control method and circuit based on control type Sofe Switch | |
| CN102130577B (en) | Window control circuit for power factor correction circuit | |
| CN205847123U (en) | A kind of three-phase T-shaped five-electrical level inverter circuit | |
| CN104052083A (en) | Grid connection inverter hybrid modulating device and method | |
| CN104868761A (en) | Novel triangular wave comparison control method for three-phase PWM rectifier | |
| CN102856928B (en) | A kind of inverter | |
| Kumar et al. | A guide to Nearest Level Modulation and Selective Harmonics Elimination modulation scheme for multilevel inverters | |
| CN101738535A (en) | Alternating voltage zero-crossing detection circuit for power factor correction control circuit | |
| CN102025161B (en) | Five-level dual-buck parallel active power filter (APF) and dual-frequency half-wave control method thereof | |
| CN102882398B (en) | DC-AC converter | |
| CN102497202B (en) | Digital phase-shift circuit and improved AC (Alternating Current) power source thereof | |
| CN106787892B (en) | A kind of method for generation of single-phase three-level inverter circuit and its pwm signal | |
| CN201639506U (en) | Novel grid connected bridge inverter without dead-time effect | |
| CN201758283U (en) | Active power filter based on SPWM half-wave frequency doubling control | |
| CN103560654A (en) | Driving method of full bridge inverter and full bridge inverter | |
| CN101807800A (en) | Novel grid-connected bridge inverter free of dead time effect | |
| CN201533174U (en) | Energy feedback device | |
| CN101673953A (en) | Novel energy feedback device connectable to multiple frequency converters | |
| CN203206121U (en) | FPGA-based frequency conversion AC power-supply control apparatus | |
| Gu et al. | A transformerless grid connected photovoltaic inverter with switched capacitors | |
| CN204143198U (en) | Electricity cooking pot and control protective unit thereof | |
| CN204156541U (en) | A kind of microcomputer controlled photovoltaic synchronization inverter system | |
| CN103176143A (en) | Energy-saving aging circuit of inverter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: SOLATRIC NEW ENERGY TECHNOLOGY CO., LTD. Free format text: FORMER OWNER: TAIYANG ELECTRIC CO., LTD., ZHEJIANG UNIV., HANGZHOU Effective date: 20130605 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20130605 Address after: 310012, room 5, building 408, No. 309-311, Wensanlu Road, Zhejiang, Hangzhou Patentee after: Solatric New Energy Technology Co., Ltd. Address before: 310012 B406 room, science building, East Software Park, No. 90, Wensanlu Road, Zhejiang, Hangzhou Patentee before: Taiyang Electric Co., Ltd., Zhejiang Univ., Hangzhou |
|
| CX01 | Expiry of patent term | ||
| CX01 | Expiry of patent term |
Granted publication date: 20101117 |