CN201549572U - Medium filter and duplexer with notch pattern - Google Patents
Medium filter and duplexer with notch pattern Download PDFInfo
- Publication number
- CN201549572U CN201549572U CN2009202739262U CN200920273926U CN201549572U CN 201549572 U CN201549572 U CN 201549572U CN 2009202739262 U CN2009202739262 U CN 2009202739262U CN 200920273926 U CN200920273926 U CN 200920273926U CN 201549572 U CN201549572 U CN 201549572U
- Authority
- CN
- China
- Prior art keywords
- conductive layer
- hole
- coated
- coating area
- row
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Landscapes
- Control Of Motors That Do Not Use Commutators (AREA)
Abstract
A medium filter and duplexer with a notch pattern comprises an extending conductive block and a conductive bar, wherein the extending conductive block is positioned between two adjacent through holes on the upper surface and are connected with a conducting layer on the rear side surface, and an uncoated area is arranged between the extending conductive block and the two adjacent through holes; and the conductive bar is positioned in the uncoated area below the two adjacent through holes on the upper surface and is perpendicular to the extending conductive block. The conductive bar and the uncoated area below the two adjacent through holes form equivalent capacitance in an electric field, and attenuation poles can be formed in a lower-frequency band and a high-frequency band that are required, therefore, attenuation characteristics between the required bands are established, the product design is facilitated and the size is reduced.
Description
Technical field
The utility model relates to a kind of dielectric filter and duplexer with trap graphs, is specifically related to a kind of dielectric filter and duplexer that not only can improve low-frequency band but also can improve the trap graphs of high frequency band attenuation characteristic.
Background technology
Dielectric filter has been used to decay and has required the sideband of frequency band.Usually, the medium block made by ceramic material of dielectric filter and a plurality of coaxial resonators that form in this medium block constitute.In dielectric filter, should require frequency band to have and minimum insert loss and the frequency band sideband has the minimal attenuation ratio.The traditional sucrose filter will realize that the good decay of frequency band sideband need form in the dielectric filter two ends increase trap through hole and corresponding additional space, when the system equipment space of working medium filter has in limited time, just can only lose the attenuation characteristic of frequency band sideband, can't both take into account.
Figure 1A to Fig. 1 C shows the traditional sucrose filter, and wherein Figure 1A shows the profile and the structural representation of dielectric filter, and Figure 1B shows the equivalent circuit diagram of dielectric filter, and Fig. 1 C shows the typical frequencies propagation characteristic curve chart of dielectric filter.
Dielectric filter shown in Figure 1A comprises medium block, have on this medium block upper surface, the lower surface parallel with upper surface and with upper surface four sides vertical with lower surface.In medium block, be formed with first through hole 308, second through hole 309, the 3rd through hole 310, the 4th through hole 311.
The lower surface of dielectric filter and four sides are coated with conductive coating, be coated with conductive coating in first through hole 308, second through hole 309, the 3rd through hole 310 and the 4th through hole 311, the dielectric filter upper surface is coated with conductive coating at the peripheral part around four through holes, peripheral conductive layer 315 zones that upper surface links to each other with four sides scribble conductive coating, have a conductive coating that positive side is connected with the dorsal surface conductive coating between second through hole 309 and the 3rd through hole 310, this conductive coating forms the inductive coupled district 320 of metal.Leading flank 303 in upper surface first through hole 308 and the 4th through hole 311 correspondences is provided with conductive coating respectively, thereby forms a signal input attenuator 318 and a signal output pad 319.
No coating area 312 formation loading condenser figures around four through holes between conductive coating zone and peripheral conductive layer 315 zones.
Equivalent circuit Figure 1B of dielectric filter shown in Figure 1A.Input among Figure 1B (IN) and output (OUT) are represented signal input attenuator 318 and the signal output pad 319 among Figure 1A respectively.First through hole 308 among Figure 1A and the no coating between second through hole 309 are capacitor C 1 among Figure 1B apart from equivalence.The 3rd through hole 310 among Figure 1A and the no coating between the 4th through hole 311 are capacitor C 2 among Figure 1B apart from equivalence.Inductive coupled district 320 equivalences of metal between second through hole 309 and the 3rd through hole 310 are the inductance L among Figure 1B.Fig. 1 C shows reflection loss S22 and the transmission characteristic or the attenuation characteristic S32 of dielectric filter, forms decay P2 at low frequency point C place formation decay P1 with at high-frequency point D place.
Along with the raising of the communication technology, require filter better decay to be arranged at passband sideband place to the filter sideband attenuation.Yet above-mentioned traditional sucrose filter can't form respectively than P1 at sideband low frequency point C and high-frequency point D place, and P2 better decays.When filter requires when the AB passband width is constant at curve point E, when F frequency place reaches P1, P2, even decay when better, above-mentioned dielectric filter can't be realized especially.If reach above-mentioned requirements, two trap through holes need be set on above-mentioned traditional sucrose filter again, through hole 201,202 is two trap through holes in the filter as shown in Figure 2, so just need be unfavorable for the miniaturization of device and communication equipment thereof for the trap through hole provides additional space.
Summary of the invention
The technical problems to be solved in the utility model provides a kind of dielectric filter with trap graphs, and this dielectric filter has better decay at passband sideband place, thereby helps the design of product and can reduce volume.
For achieving the above object, first technical scheme that the utility model adopts is:
A kind of dielectric filter with trap graphs, have a medium block that is made of ceramic material, this medium block has the trailing flank of the upper surface as open surface, the leading flank that is provided with signal input attenuator and signal output pad, coated conductive layer, the left surface of coated conductive layer, the right flank of coated conductive layer and the lower surface of coated conductive layer; Be provided with row's through hole between the upper surface of this medium block and the lower surface, the axis of described through hole is parallel to each other, arranged side by side, and each through hole coated inner wall conductive layer constitutes row's resonator with this; Periphery around each through hole on upper surface is coated with a local conductive layer respectively, be no coating area around the every local conductive layer, these no coating areas connect mutually, its innovation is: be provided with at least one and extend conductive layer on described no coating area, every is extended conductive layer and all is connected with the conductive layer of trailing flank, and extension conductive layer extends in the no coating area between a pair of adjacent through hole; Also be provided with an elongated conductive layer on no coating area, in the no coating area of this elongated conductive layer between leading flank and local conductive layer, the center line of elongated conductive layer is vertical with the center line of described extension conductive layer.
Related content in the technique scheme is explained as follows:
1, in the such scheme, the left side of described upper surface, right side and posterior edges place are provided with peripheral conductive layer, and this periphery conductive layer is connected with conductive layer on being coated on left surface, right flank and trailing flank.
2, in the such scheme, described row's through hole number is four, i.e. first through hole, second through hole, the 3rd through hole and the 4th through hole, and described adjacent through hole is respectively second through hole and the 3rd through hole.
3, in the such scheme, a described elongated conductive layer left side arises from pairing no coating area between first through hole and second through hole, and the right side terminates in pairing no coating area between the 3rd through hole and the 4th through hole.
4, in the such scheme, also comprise two trapped wave holes, this trapped wave hole structure is identical with described through hole, a left side that is positioned at a row as the through hole of resonator, and another is positioned at the right side of a row as the through hole of resonator.
For achieving the above object, second technical scheme that the present invention adopts is:
A kind of dielectric duplexer with trap graphs, has an integral type medium block that constitutes by ceramic material, this medium block has the upper surface as open surface, be provided with the signal input attenuator, the leading flank of signal output pad and antenna terminal, the trailing flank of coated conductive layer, the left surface of coated conductive layer, the right flank of coated conductive layer and the lower surface of coated conductive layer, be provided with row's through hole between the upper surface of this medium block and the lower surface, the axis of described through hole is parallel to each other, side by side, each through hole coated inner wall conductive layer constitutes row's resonator with this; Periphery around each through hole on upper surface is coated with a local conductive layer respectively, be no coating area around the every local conductive layer, these no coating areas connect mutually, its innovation is: at least two are extended conductive layer and lay respectively in the no coating area between at least two pairs of adjacent through holes of upper surface, and be connected with the conductive layer of described trailing flank, this extends between conductive layer and described adjacent two through holes is no coating area, described at least two are extended conductive layer parts and are positioned on the upper surface on described antenna terminal right side, all the other extend conductive layers be positioned at described antenna terminal left side upper surface on; In the no coating area of two elongated conductive layer between leading flank and local conductive layer, an elongated conductive layer is positioned on the upper surface on described antenna terminal right side, another elongated conductive layer is positioned on the upper surface in described antenna terminal left side, and the center line of elongated conductive layer is vertical with the center line of described extension conductive layer.
1, in the such scheme, the left side of described upper surface, right side and posterior edges place are provided with peripheral conductive layer, and this periphery conductive layer is connected with conductive layer on being coated on left surface, right flank and trailing flank.
2, in the such scheme, also comprise two trapped wave holes, this trapped wave hole structure is identical with described through hole, a left side that is positioned at a row as the through hole of resonator, and another is positioned at the right side of a row as the through hole of resonator.
Design concept of the present utility model and advantage are: extend conductive layer between adjacent two through holes of upper surface, and be connected with the conductive layer of described trailing flank, this extends between conductive layer and described adjacent two through holes is no coating area; Elongated conductive layer is positioned at the no coating area of adjacent two through holes below of described upper surface, and this elongated conductive layer is vertical with described extension conductive layer.The no coating area of this elongated conductive layer and adjacent two through holes forms the equivalent capacity in the electric field, can form attenuation pole in low-frequency band that requires and high frequency band, thereby set up attenuation characteristic in desired low-frequency band and high frequency band, thereby help the design of product and can reduce volume.
Description of drawings
Accompanying drawing 1A is the stereogram of existing dielectric filter;
Accompanying drawing 1B is the equivalent circuit diagram of the dielectric filter shown in Figure 1A;
Accompanying drawing 1C is the typical frequencies propagation characteristic curve chart of the dielectric filter shown in Figure 1A;
Accompanying drawing 2 is existing stereogram with dielectric filter of low-frequency band and high frequency band trap attenuation characteristic;
Accompanying drawing 3A is the stereogram that the utlity model has the dielectric filter of trap graphs;
Accompanying drawing 3B is the vertical view of the dielectric filter shown in the accompanying drawing 3A;
Accompanying drawing 3C is the equivalent circuit diagram of the dielectric filter shown in the accompanying drawing 3A;
Accompanying drawing 3D is the typical frequencies propagation characteristic curve chart of the dielectric filter shown in the accompanying drawing 3A;
Accompanying drawing 3E is the transfer curve figure comparison diagram of accompanying drawing 3D and accompanying drawing 1C;
Accompanying drawing 3F is the transfer curve figure comparison diagram of trap graphs for a change;
Accompanying drawing 4 is the second embodiment stereogram that the utlity model has the dielectric filter of trap graphs;
Accompanying drawing 5 is for the utlity model has the dielectric duplexer of trap graphs.
In the above accompanying drawing: 201, first trapped wave hole, 202, second trapped wave hole, 301, medium block, 302, upper surface, 303, leading flank, 304, trailing flank, 305, left surface, 306, right flank, 307, lower surface, 308, first through hole, 309, second through hole, 310, the 3rd through hole, 311, the 4th through hole, 312, no coating area, 313, extend conductive layer, 314, elongated conductive layer, 315, the periphery conductive layer, 316, inner conducting layer, 317, local conductive layer, 318, the signal input attenuator, 319, the signal output pad, 320, the inductive coupled district of metal, 321, conductive layer, 401, first extends conductive layer, 402, second extends conductive layer, 403, the 3rd extends conductive layer, 404, the 5th through hole, 405, the 6th through hole, 406, first attenuator extends conductive layer, 407, second attenuator extends conductive layer, 408, first elongated conductive layer, 409, second elongated conductive layer, 501, antenna terminal.
Embodiment
Below in conjunction with drawings and Examples the utility model is further described:
Embodiment one: a kind of dielectric filter with trap graphs
Shown in the accompanying drawing 3A, a kind of dielectric filter with trap graphs, has an integral type medium block 301 that constitutes by ceramic material, this medium block 301 has the trailing flank 304 of the upper surface 302 as open surface, the leading flank that is provided with signal input attenuator 318 and signal output pad 319, coated conductive layer, the left surface 305 of coated conductive layer, the right flank 306 of coated conductive layer and the lower surface 307 of coated conductive layer, and this coated conductive layer forms the external conductor as bucking electrode or grounding electrode.
Be provided with the through hole 308,309,310,311 of a row as resonator between the upper surface 302 of this medium block 301 and the lower surface 307, the axis of described through hole is parallel to each other, arranged side by side; On the inner surface of each through hole, be provided with the coat of metal and form inner conductor layer 316, on upper surface, be provided with local conductor layer 317, electric conducting material is coated to the peripheral inwall of through hole around each through hole.Be no coating area 312 around each through hole.
Be provided with the leading flank 303 of signal input attenuator 318 and signal output pad 319, on leading flank 303, form the no coating area 312 adjacent with upper surface 302, this no coating area 312 is connected to the no coating area of upper surface 302, signal input attenuator 318 is positioned at no coating area 312 on the leading flank 303 corresponding with first through hole 308, signal input attenuator 318 is connected to signal input attenuator 318 as resonator first through hole 308 by the no coating area 312 of leading flank 303 and the no coating area 312 of upper surface 302, in like manner, signal output pad 319 is set on the leading flank 303 corresponding with the 4th through hole 311 in the no coating area 312, by the no coating area 312 of leading flank 303 and the no coating area 312 of upper surface signal output pad 319 is connected to as resonator the 4th through hole 311.
The left side of described upper surface 302, right side and posterior edges place are provided with peripheral conductive layer 315, and this periphery conductive layer 315 is connected with conductive layer on being coated on left surface 305, right flank 306 and trailing flank 304.
Described row's through hole number is four, and described adjacent two through holes are respectively second through hole 309 and the 3rd through hole 310.
One is extended conductive layer 313 between upper surface 302 adjacent two through holes, and is connected with the conductive layer of described trailing flank 304, forms metal perception layer, is no coating area 312 between this extension conductive layer 313 and described adjacent two through holes; Elongated conductive layer 314 is positioned at the no coating area 312 of adjacent two through holes below of described upper surface 302, and this elongated conductive layer 314 is vertical with described extension conductive layer 313.
Described elongated conductive layer 314 left sides arise from the no coating area 312 between first through hole 308 and second through hole 309, and the right side terminates in the no coating area 312 between third through-hole 310 and the fourth hole 311.
Dielectric filter also can comprise two be positioned at described upper surface and with described through hole trapped wave hole in a straight line, this trapped wave hole structure is identical with described through hole, a left side that is positioned at a described row as the through hole of resonator, another is positioned at the right side of a described row as the left side of the through hole of resonator.
Fig. 3 C shows the equivalent circuit diagram of the dielectric filter shown in Fig. 3 A.IN end and OUT end are represented signal input attenuator 318 and signal output pad 319 respectively.By between the signal input attenuator 318 and first through hole 308 being capacitor Cin apart from equivalence, and the distance equivalence between signal output pad 319 and the 4th through hole 311 is capacitor Cout.The length through-hole diameter of each through hole 308,309,310,311 and around resonator DR1, DR2, DR3, the DR4s of local conductive layer 317 equivalence for not only having perception but also having capacitive of each through hole links to each other with each node N1, N2, N3, N4 on Fig. 3 c respectively.
No coating area 312 between the local conductive layer of the local conductive layer of first through hole 308 and second through hole 309 forms the equivalent capacity C1 of electric field, and the no coating area 312 between the local conductive layer of the local conductive layer 317 of the 3rd through hole 310 and the 4th through hole 311 forms the equivalent capacity C2 of electric field.No coating area 312 between the local conductive layer of the local conductive layer of second through hole 309 and the 3rd through hole 310 and between local conductive layer 317 form the equivalent inductance L of electric fields.
Elongated conductive layer 314 forms trap graphs, and no coating area 312 distances between the local conductive layer 317 of the elongated conductive layer 314 and second through hole 309, the local conductive layer 317 of the 3rd through hole 310 form the equivalent trap capacitor C N of electric field and are connected between node N1 and the N2.
Form the equivalent capacity CN of the electric field of formation between the local conductive layer 317 of local conductive layer 318, the 3rd through hole 310 peripheries of trap graphs and the second through hole periphery according to elongated conductive layer 314 with reference to figure 3D, form attenuation pole C, D in lower sideband and high frequency sideband respectively, according to the attenuation pole that exists, forming pad value at lower sideband position C is NP1, and forming pad value at high frequency sideband position D is NP2.
As accompanying drawing 3E, the decay that the transfer curve that the curve ratio from the figure can obviously be found out the dielectric filter that makes up according to the utility model principle forms at lower sideband C and high frequency sideband D is significantly better than the traditional sucrose filter.
The distance D 1 of local conductive layer 317 that as accompanying drawing 3B and 3E as mentioned above, can be by changing trap graphs and second through hole, 309 peripheries, the local conductive layer 317 of the 3rd through hole 310 peripheries or the length D2 that changes trap graphs 314 realize the mobile of attenuation pole.
Shown in the accompanying drawing 3F, shown that characteristic curve relatively when the length D2 of elongated conductive layer 314 formation trap graphs and the length D2 that elongated conductive layer 314 forms trap graphs shortened.The trap limit is transferred to C2, D2 by C1, D1 respectively.
The present embodiment testing equipment is the network analyzer of Agilent company, and model is AGILENT-15071B.
Embodiment two: a kind of dielectric filter with trap graphs
Shown in the accompanying drawing 4, a kind of dielectric filter with trap graphs, has an integral type medium block 301 that constitutes by ceramic material, this medium block has the trailing flank 304 of the upper surface 302 as open surface, the leading flank that is provided with signal input attenuator 318 and signal output pad 319, coated conductive layer, the left surface 305 of coated conductive layer, the right flank 306 of coated conductive layer and the lower surface 307 of coated conductive layer, and this coated conductive layer forms the external conductor as bucking electrode or grounding electrode.
Be provided with the through hole of a row as resonator between the upper surface 302 of this medium block and the lower surface 307, the axis of described through hole is parallel to each other, arranged side by side; On the inner surface of each through hole, be provided with the coat of metal and form inner conductor layer 316, on upper surface, be provided with local conductor layer 317, electric conducting material is coated to the peripheral inwall of through hole around each through hole.Be no coating area 312 around each through hole.
Be provided with the leading flank of signal input attenuator 318 and signal output pad 319, on leading flank 303, form the no coating area 312 adjacent with upper surface 302, this no coating area 312 is connected to the no coating area of upper surface 302, signal input attenuator 318 is positioned at no coating area 312 on the leading flank 303 corresponding with first through hole 308, signal input attenuator 318 is connected to the first through hole resonator 308 by the no coating area 312 of leading flank 303 and the no coating area 312 of upper surface 302 with signal input attenuator 318, in like manner, signal output pad 319 is set on the leading flank 303 corresponding with the 4th through hole 311 in the no coating area 312b, by the no coating area 312 of leading flank 303 and the no coating area 312 of upper surface signal output pad 319 is connected to fourth hole resonator 311.Upper surface 302 is provided with first attenuator that is connected with signal input attenuator 318 and extends conductive layer 406, and surface 302 is provided with second attenuator extension conductive layer 407 that is connected with signal output pad 319 simultaneously.
The left side of described upper surface 302, right side and posterior edges place are provided with peripheral conductive layer 315, and this periphery conductive layer 315 is connected with conductive layer on being coated on left surface 305, right flank 306 and trailing flank 304.
Described row's through hole number is six, has three pairs of adjacent two through holes to be respectively the 5th through hole 404 and first through hole 308, is second through hole 309 and the 3rd through hole 310, is the 4th through hole 311 and the 6th through hole 405.
This dielectric filter comprises that three are extended conductive layer, first extends the no coating area of conductive layer 401 between upper surface 302 the 5th through hole 404 and first through hole 308, and be connected with the conductive layer of described trailing flank 304, form metal perception layer, this extends between conductive layer 401 and described adjacent two through holes is no coating area 312; In like manner, second extends the no coating area of conductive layer 402 between upper surface 302 second through holes 309 and the 3rd through hole 310; The 3rd extends the no coating area of conductive layer 403 between upper surface 302 the 4th through hole 311 and the 6th through hole 405.Second elongated conductive layer 408 is positioned at the no coating area 312 of the through hole below of described upper surface 302, and this second elongated conductive layer 408 is vertical with described three extension conductive layers 401,402,403.
Dielectric filter also can comprise two be positioned at described upper surface 302 and with described through hole trapped wave hole in a straight line i.e. first trapped wave hole 201, first trapped wave hole 202, this trapped wave hole structure is identical with described through hole, a left side that is positioned at a described row as the through hole of resonator, another is positioned at the right side of a described row as the left side of the through hole of resonator.
Embodiment three: a kind of dielectric duplexer with trap graphs
As shown in Figure 5, a kind of dielectric duplexer with trap graphs, have an integral type medium block that is made of ceramic material, this medium block has the trailing flank 304 of the upper surface 302 as open surface, the leading flank that is provided with signal input attenuator 318, signal output pad 319 and antenna terminal 501, coated conductive layer, the left surface 305 of coated conductive layer, the right flank 306 of coated conductive layer and the lower surface 307 of coated conductive layer.
The left side of described upper surface 302, right side and posterior edges place are provided with peripheral conductive layer, and this periphery conductive layer is connected with conductive layer on being coated on left surface, right flank and trailing flank 304.
Be provided with the through hole of a row as resonator between the upper surface 302 of this medium block and the lower surface 307, described row's through hole number is seven, and the axis of described through hole is parallel to each other, arranged side by side; Be no coating area 312 around each through hole, three are extended conductive layer and lay respectively at no coating area between three pairs of adjacent through holes of upper surface, and be connected with the conductive layer of described trailing flank 304, this extends between conductive layer and described adjacent two through holes is no coating area, described three are extended left side that is positioned at described antenna terminal 501 of conductive layer, and all the other two are extended the right side that conductive layer is positioned at described antenna terminal 501; Two elongated conductive layer are in row's through hole and the no coating area between the described leading flank 303 of described upper surface 302, an elongated conductive layer 409 is positioned at the right side of described antenna terminal 501, another elongated conductive layer 408 is positioned at the left side of described antenna terminal 501, and two elongated conductive layer are all vertical with described extension conductive layer.
Comprise that also upper surface 302 is provided with first attenuator that is connected with signal input attenuator 318 and extends conductive layer 406, surface 302 is provided with second attenuator extension conductive layer 407 that is connected with signal output pad 319 simultaneously.
Two be positioned at described upper surface and with described through hole trapped wave hole in a straight line, this trapped wave hole structure is identical with described through hole, a left side that is positioned at a described row as the through hole of resonator, another is positioned at the right side of a described row as the left side of the through hole of resonator.
The foregoing description only is explanation technical conceive of the present utility model and characteristics, and its purpose is to allow the personage who is familiar with this technology can understand content of the present invention and enforcement according to this, can not limit protection scope of the present invention with this.All equivalences that spirit is done according to the present invention change or modify, and all should be encompassed within protection scope of the present invention.
Claims (8)
1. dielectric filter with trap graphs, have a medium block that is made of ceramic material (301), this medium block (301) has the trailing flank (304) of the upper surface (302) as open surface, the leading flank (303) that is provided with signal input attenuator (318) and signal output pad (319), coated conductive layer, the left surface (305) of coated conductive layer, the right flank (306) of coated conductive layer and the lower surface (307) of coated conductive layer; Be provided with row's through hole between upper surface (302) of this medium block (301) and the lower surface (307), the axis of described through hole is parallel to each other, arranged side by side, and each through hole coated inner wall conductive layer constitutes row's resonator with this; Go up the periphery that centers on each through hole at upper surface (302) and be coated with a local conductive layer (317) respectively, every local conductive layer (317) is no coating area (312) all around, these no coating areas (312) connect mutually, it is characterized in that: on described no coating area (312), be provided with at least one and extend conductive layer (313), every is extended conductive layer (313) and all is connected with the conductive layer of trailing flank (304), and an extension conductive layer (313) extends in the no coating area (312) between a pair of adjacent through hole; On no coating area (312), also be provided with an elongated conductive layer (314), this elongated conductive layer (314) is positioned at the no coating area (312) between leading flank (303) and the local conductive layer (317), and the center line of elongated conductive layer (314) is vertical with the center line of described extension conductive layer (313).
2. dielectric filter according to claim 1, it is characterized in that: the left side of described upper surface (302), right side and posterior edges place are provided with peripheral conductive layer (315), and this periphery conductive layer (315) is connected with conductive layer on being coated on left surface, right flank and trailing flank.
3. dielectric filter according to claim 1, it is characterized in that: described row's through hole number is four, i.e. first through hole (308), second through hole (309), the 3rd through hole (310) and the 4th through hole (311), described adjacent through hole is respectively second through hole (309) and the 3rd through hole (310).
4. dielectric filter according to claim 3, it is characterized in that: described elongated conductive layer (a 314) left side arises from pairing no coating area (312) between first through hole (308) and second through hole (309), and the right side terminates in pairing no coating area (312) between the 3rd through hole (310) and the 4th through hole (311).
5. according to each described dielectric filter in the claim 1 to 4, it is characterized in that: also comprise two trapped wave holes, this trapped wave hole structure is identical with described through hole, a left side that is positioned at a row as the through hole of resonator, and another is positioned at the right side of a row as the through hole of resonator.
6. dielectric duplexer with trap graphs, has an integral type medium block (301) that constitutes by ceramic material, this medium block (301) has the upper surface (302) as open surface, be provided with signal input attenuator (318), the leading flank of signal output pad (319) and antenna terminal (501), the trailing flank of coated conductive layer (304), the left surface of coated conductive layer (305), the lower surface (307) of right flank of coated conductive layer (306) and coated conductive layer, be provided with row's through hole between upper surface (302) of this medium block (301) and the lower surface (307), the axis of described through hole is parallel to each other, side by side, each through hole coated inner wall conductive layer constitutes row's resonator with this; Go up the periphery that centers on each through hole at upper surface (302) and be coated with a local conductive layer (317) respectively, every local conductive layer (317) is no coating area (312) all around, these no coating areas (312) connect mutually, it is characterized in that: at least two are extended conductive layer and lay respectively in the no coating area between at least two pairs of adjacent through holes of upper surface, and be connected with the conductive layer of described trailing flank (304), this extends between conductive layer and described adjacent two through holes is no coating area, described at least two are extended conductive layer parts and are positioned on the upper surface on described antenna terminal right side, all the other extend conductive layers be positioned at described antenna terminal left side upper surface on; Two elongated conductive layer (314) are positioned at the no coating area (312) between leading flank (303) and the local conductive layer (317), an elongated conductive layer is positioned on the upper surface on described antenna terminal (501) right side, another elongated conductive layer is positioned on the upper surface in described antenna terminal (501) left side, and the center line of elongated conductive layer (314) is vertical with the center line of described extension conductive layer (313).
7. dielectric duplexer according to claim 1, it is characterized in that: the left side of described upper surface (302), right side and posterior edges place are provided with peripheral conductive layer (315), and this periphery conductive layer is connected with conductive layer on being coated on left surface (305), right flank (306) and trailing flank (304).
8. according to each described dielectric duplexer in the claim 6 to 7, it is characterized in that: also comprise two trapped wave holes, this trapped wave hole structure is identical with described through hole, a left side that is positioned at a row as the through hole of resonator, and another is positioned at the right side of a row as the through hole of resonator.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009202739262U CN201549572U (en) | 2009-11-26 | 2009-11-26 | Medium filter and duplexer with notch pattern |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009202739262U CN201549572U (en) | 2009-11-26 | 2009-11-26 | Medium filter and duplexer with notch pattern |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN201549572U true CN201549572U (en) | 2010-08-11 |
Family
ID=42604751
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2009202739262U Expired - Lifetime CN201549572U (en) | 2009-11-26 | 2009-11-26 | Medium filter and duplexer with notch pattern |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN201549572U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101714683B (en) * | 2009-11-26 | 2013-11-27 | 苏州艾福电子通讯有限公司 | Dielectric filter with trap graphs and duplexer |
| CN111261984A (en) * | 2020-01-20 | 2020-06-09 | 深圳国人科技股份有限公司 | Dielectric waveguide port coupling structure and dielectric waveguide duplexer |
-
2009
- 2009-11-26 CN CN2009202739262U patent/CN201549572U/en not_active Expired - Lifetime
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101714683B (en) * | 2009-11-26 | 2013-11-27 | 苏州艾福电子通讯有限公司 | Dielectric filter with trap graphs and duplexer |
| CN111261984A (en) * | 2020-01-20 | 2020-06-09 | 深圳国人科技股份有限公司 | Dielectric waveguide port coupling structure and dielectric waveguide duplexer |
| CN111261984B (en) * | 2020-01-20 | 2021-03-12 | 深圳国人科技股份有限公司 | Dielectric waveguide port coupling structure and dielectric waveguide duplexer |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110098456A (en) | A kind of capacitive coupling device and the filter containing the capacitive coupling device | |
| CN203039051U (en) | Microstrip low-pass filter | |
| US20140022030A1 (en) | Signal transmission circuit and signal transmission cell thereof | |
| CN103367845A (en) | Ultra-wideband micro-strip balance filter | |
| CN111800937B (en) | Electromagnetic band gap structure and PCB | |
| CN108123196B (en) | Broadband filtering integrated stereo balun based on vertical double-sided parallel strip lines | |
| CN101714683B (en) | Dielectric filter with trap graphs and duplexer | |
| CN103779640B (en) | Micro-band double-passband filter | |
| CN201549572U (en) | Medium filter and duplexer with notch pattern | |
| CN204927460U (en) | Improve out of band rejection's broad band filter | |
| CN103972622A (en) | Cavity filter and communication radio frequency device | |
| CN202434677U (en) | High pass filter | |
| CN101692512B (en) | Ultra wide band bandpass filter based on ground defective grounding structure | |
| CN209730123U (en) | A kind of capacitive coupling device and the filter containing the capacitive coupling device | |
| CN102664295A (en) | Ultra-wideband micro-strip bandpass filter | |
| CN106532201A (en) | Miniature wide stop band dual-mode balance band-pass filter based on annular resonator | |
| CN104051832A (en) | Miniaturized broadband band-pass filter based on spiral resonators | |
| CN101702458A (en) | Ultra wide band filter with band-stop characteristic | |
| CN201689958U (en) | Microwave filter | |
| KR20210021736A (en) | Low pass filter with transmission zero | |
| CN203180026U (en) | Cavity filter and communication radio frequency device | |
| US8248191B2 (en) | Microstrip filter | |
| CN201503899U (en) | Ultra-wide-band band-pass filter based on ground defective grounding structure | |
| CN104051827A (en) | Broadband band-pass filter based on spiral defected ground | |
| KR100369211B1 (en) | Monoblock dielectric duplexer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| AV01 | Patent right actively abandoned |
Granted publication date: 20100811 Effective date of abandoning: 20091126 |
|
| RGAV | Abandon patent right to avoid regrant |