CN201478853U - No-master-slave synchronous control circuit for UPS parallel operation - Google Patents
No-master-slave synchronous control circuit for UPS parallel operation Download PDFInfo
- Publication number
- CN201478853U CN201478853U CN2009201938729U CN200920193872U CN201478853U CN 201478853 U CN201478853 U CN 201478853U CN 2009201938729 U CN2009201938729 U CN 2009201938729U CN 200920193872 U CN200920193872 U CN 200920193872U CN 201478853 U CN201478853 U CN 201478853U
- Authority
- CN
- China
- Prior art keywords
- synchronous
- dereliction
- port
- ups
- synchronisation source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Abstract
The utility model relates to the field of the uninterrupted power supply (UPS), and in particular to the synchronous technical field of the UPS parallel operation. A circuit main body consists of a synchronous tracker, an electronic switch and a synchronous selection logic control unit. A main port consists of a synchronous source IN, a synchronous source OUT, a synchronous selection logic judgment port and a synchronous source/input and output port, the synchronous selection logic judgment unit is used for judging whether the synchronous source IN is selected to be tracked, or the synchronous source which is sent by another machine is selected to be tracked, then a synchronous source OUT is outputted to different synchronous phase-locked unit, and finally the phase which is outputted by a benchmark sine wave of each UPS is ensured to be consistent with each other so as to satisfy same-frequency same-phase requirement of the parallel operation of each UPS. The control circuit has simple circuit and fewer peripheral connection circuits; the synchronism can be realized only by serially joining the original single UPS main control panel with the unit module, so the modification of the circuit is less, the development period is short, and the reliability can be ensured.
Description
Technical field
The utility model relates to the uninterrupted power supply (ups) Unity field, relates in particular to the simultaneous techniques field of UPS parallel operation.
Background technology
Uninterrupted power supply is a kind of constant frequency, voltage stabilizing, pure, continual high quality power supply, and along with the extensive use of the high speed development and the computer of information technology, it has become the indispensable supply unit of many important events.Uninterrupted power supply (ups) Unity is because power expanding or reliability requirement often need parallel operation to use.Be the safety that guarantees that the UPS parallel operation is used, require every UPS in the parallel operation system to export,, damage because very little phase error all may cause very big circulation with width of cloth homophase, particularly homophase.For the UPS parallel operation generally all is to adopt host CPU to be responsible for synchronously synchronously, what have uses communication modes, the mode that has with the tracking common signal, with upper type all with development project CPU again, it will take the CPU more resources, and information processing capacity increases, and program is more complicated, the debugging test development cycle is longer, and increases unpredictable risk.
The utility model content
Therefore, the utility model proposes a kind of synchronization control circuit that is used for the UPS parallel operation of advantages of simple more, and be dereliction from synchronization control circuit, increase the reliability of parallel operation system greatly.
The technical solution of the utility model is:
The dereliction that is used for the UPS parallel operation is from synchronization control circuit, connect a dereliction from synchronous control unit respectively at every UPS in the parallel operation system, described dereliction comprises synchronous selection logic judgment unit and connects 3 electronic switches and the synchronous tracer of control from synchronous control unit, select logic judgment unit to take from synchronisation source input port or the synchronous input/output end port of dereliction from synchronous control unit according to the synchronisation source signal input port that level logic switches synchronous tracer synchronously, the synchronisation source output port output synchronisation source signal of synchronous tracer is to the synchronous tracking phase locking unit of corresponding UPS; Dereliction is connected in the output port of civil power through shaping circuit from the synchronisation source input port of synchronous control unit, the synchronisation source output port is connected in the synchronous tracking phase locking unit of corresponding UPS, each dereliction all interconnects from the synchronous input/output end port of synchronous control unit, and each dereliction judges that from the synchronous selection of synchronous control unit port all interconnects.
After dereliction obtains the logic level of start earlier from the synchronous selection logic judgment unit of synchronous control unit, its output Continuity signal to the first electronic switch and second electronic switch, output shutdown signal to the three electronic switches; The synchronisation source signal inputs to synchronous tracer through synchronisation source input port and first electronic switch, and one the tunnel via the output of synchronisation source output port, and another road is via second electronic switch and input/output end port output synchronously.
After dereliction obtains from the synchronous selection logic judgment unit of synchronous control unit after the logic level of start, its output Continuity signal to the three electronic switches, output shutdown signal to the first electronic switch and second electronic switch; The synchronisation source signal inputs to synchronous tracer via the synchronous input/output end port and the 3rd electronic switch of networking, and exports via the synchronisation source output port.
Described electronic switch is relay or high-power semiconductor switch pipe or electronic switch drive circuit.
The mode that the utility model adopts series connection to insert, it seals in this function module circuit on the basis of primary circuit, do not influence the Synchronous Processing mode of former unit, the main program that also just need not to redevelop can be realized, therefore the construction cycle shortens, and keep the stability of former unit master control, also therefore guaranteed reliability.And be a kind of dereliction from synchronization control circuit, increase the reliability of parallel operation system greatly.
Description of drawings
Fig. 1 is the be electrically connected schematic diagram of dereliction of the present utility model from synchronization control circuit;
Fig. 2 is the internal circuit schematic diagram of dereliction of the present utility model from synchronous control unit 10.
Embodiment
Now with embodiment the utility model is further specified in conjunction with the accompanying drawings.
Consult illustrated in figures 1 and 2, the dereliction of UPS parallel operation that is used for of the present utility model is from synchronization control circuit embodiment, connect a dereliction from synchronous control unit 10 respectively at every UPS in the parallel operation system, connect dereliction from synchronous control unit 10 as first UPS, second UPS series connection dereliction is from synchronous control unit 20, by that analogy, n platform UPS series connection dereliction is from synchronous control unit n0.Consult shown in Figure 2, illustrate from synchronous control unit with one of them dereliction: described dereliction comprises synchronous selection logic judgment unit 1001 and connects 3 electronic switches 1003 controlling from synchronous control unit 10,1004,1005 and synchronous tracer 1002, select logic judgment unit 1001 to take from synchronisation source input port 101 or the synchronous input/output end port 103 of dereliction from synchronous control unit 10 according to the synchronisation source signal input port that level logic switches synchronous tracer 1002 synchronously, the synchronisation source output port 102 output synchronisation source signals of synchronous tracer 1002 are to the synchronous tracking phase locking unit of corresponding UPS.
First dereliction is connected in the output port of civil power through shaping circuit 12 from the synchronisation source input port 101 of synchronous control unit 10.It is the AC synchronous source (civil power just often) of civil power shaping, or the DC component (during city's electrical anomaly) of the synchronisation source of civil power shaping interchange.First dereliction is connected in the synchronous tracking phase locking unit 11 of first UPS from the synchronisation source output port 102 of synchronous control unit 10.Second dereliction is connected in the output port of civil power process shaping circuit 22 from the synchronisation source input port 201 of synchronous control unit 20.Second dereliction is connected in the synchronous tracking phase locking unit 21 of second UPS from the synchronisation source output port 202 of synchronous control unit 20.By that analogy, connect the n platform.First dereliction from the synchronous input/output end port 103 of synchronous control unit 10 and second dereliction from synchronous control unit 20 synchronous input/output end port 203 and the 3rd dereliction from the synchronous input/output end port of synchronous control unit, all connect until the synchronous input/output end port of n dereliction from synchronous control unit.First dereliction is judged port from synchronous selection judgement port 204 and the 3rd dereliction of synchronous control unit 20 from the synchronous selection of synchronous control unit from synchronous selection judgement port one 04 and second dereliction of synchronous control unit 10, judges that from the synchronous selection of synchronous control unit port also all connects until n dereliction.
Select logic judgment unit 1001 according to trying to be the first principle synchronously, that starts shooting earlier puts high or low level with this port, causes the synchronous selection logic control element output antilogical control of back start.After dereliction obtains the logic level of start earlier from the synchronous selection logic judgment unit 1001 of synchronous control unit 10, its output Continuity signal to the first electronic switch 1003 and second electronic switch 1004, output shutdown signal to the three electronic switches 1004; The synchronisation source signal inputs to synchronous tracer 1002 through the synchronisation source input port 101 and first electronic switch 1003, and one the tunnel via 102 outputs of synchronisation source output port, and another road is via second electronic switch 1004 and input/output end port 103 outputs synchronously.After dereliction obtains from the synchronous selection logic judgment unit 1001 of synchronous control unit 10 after the logic level of start, its output Continuity signal to the three electronic switches 1004, output shutdown signal to the first electronic switch 1003 and second electronic switch 1004; The synchronisation source signal inputs to synchronous tracer 1002 via the synchronous input/output end port 103 and the 3rd electronic switch 1004 of networking, and via 102 outputs of synchronisation source output port.
Described electronic switch 1003,1004,1005 can be relay or high-power semiconductor switch pipe or electronic switch drive circuit.
Although specifically show and introduced the utility model in conjunction with preferred embodiment; but the those skilled in the art should be understood that; in the spirit and scope of the present utility model that do not break away from appended claims and limited; can make various variations to the utility model in the form and details, be protection range of the present utility model.
Claims (4)
1. the dereliction that is used for the UPS parallel operation is from synchronization control circuit, it is characterized in that: connect a dereliction from synchronous control unit respectively at every UPS in the parallel operation system, described dereliction comprises synchronous selection logic judgment unit (1001) and connects 3 electronic switches (1003 controlling from synchronous control unit (10), 1004,1005) and synchronous tracer (1002), select logic judgment unit (1001) to take from synchronisation source input port (101) or the synchronous input/output end port (103) of dereliction from synchronous control unit (10) according to the synchronisation source signal input port that level logic switches synchronous tracer (1002) synchronously, synchronisation source output port (102) the output synchronisation source signal of synchronous tracer (1002) is to the synchronous tracking phase locking unit of corresponding UPS; Dereliction is connected in the output port of civil power through shaping circuit (12) from the synchronisation source input port (101) of synchronous control unit (10), synchronisation source output port (102) is connected in the synchronous tracking phase locking unit (11) of corresponding UPS, each dereliction all interconnects from the synchronous input/output end port (103) of synchronous control unit (10), and each dereliction judges that from the synchronous selection of synchronous control unit (10) port (104) all interconnects.
2. the dereliction of UPS parallel operation that is used for according to claim 1 is from synchronization control circuit, it is characterized in that: after dereliction obtains the logic level of start earlier from the synchronous selection logic judgment unit (1001) of synchronous control unit (10), its output Continuity signal to the first electronic switch (1003) and second electronic switch (1004), output shutdown signal to the three electronic switches (1004); The synchronisation source signal inputs to synchronous tracer (1002) through synchronisation source input port (101) and first electronic switch (1003), and one the tunnel via synchronisation source output port (102) output, another road via second electronic switch (1004) and synchronously input/output end port (103) export.
3. the dereliction of UPS parallel operation that is used for according to claim 1 is from synchronization control circuit, it is characterized in that: after dereliction obtains from the synchronous selection logic judgment unit (1001) of synchronous control unit (10) after the logic level of start, it exports Continuity signal to the three electronic switches (1004), output shutdown signal to the first electronic switch (1003) and second electronic switch (1004); The synchronisation source signal inputs to synchronous tracer (1002) via the synchronous input/output end port (103) and the 3rd electronic switch (1004) of networking, and exports via synchronisation source output port (102).
According to claim 1 or the 2 or 3 described derelictions that are used for the UPS parallel operation from synchronization control circuit, it is characterized in that: described electronic switch (1003,1004,1005) is relay or high-power semiconductor switch pipe or electronic switch drive circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009201938729U CN201478853U (en) | 2009-08-28 | 2009-08-28 | No-master-slave synchronous control circuit for UPS parallel operation |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009201938729U CN201478853U (en) | 2009-08-28 | 2009-08-28 | No-master-slave synchronous control circuit for UPS parallel operation |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN201478853U true CN201478853U (en) | 2010-05-19 |
Family
ID=42415109
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2009201938729U Expired - Lifetime CN201478853U (en) | 2009-08-28 | 2009-08-28 | No-master-slave synchronous control circuit for UPS parallel operation |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN201478853U (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104333065A (en) * | 2014-10-31 | 2015-02-04 | 深圳市矽硕电子科技有限公司 | Multifunctional synchronous rectification mobile power integrated circuit |
| CN105226811A (en) * | 2015-10-12 | 2016-01-06 | 深圳市伊力科电源有限公司 | A kind of genlock of uninterrupted power supply realizes system and method |
| CN110740085A (en) * | 2019-09-24 | 2020-01-31 | 科华恒盛股份有限公司 | communication method, communication device and terminal based on parallel operation system |
-
2009
- 2009-08-28 CN CN2009201938729U patent/CN201478853U/en not_active Expired - Lifetime
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104333065A (en) * | 2014-10-31 | 2015-02-04 | 深圳市矽硕电子科技有限公司 | Multifunctional synchronous rectification mobile power integrated circuit |
| CN105226811A (en) * | 2015-10-12 | 2016-01-06 | 深圳市伊力科电源有限公司 | A kind of genlock of uninterrupted power supply realizes system and method |
| CN105226811B (en) * | 2015-10-12 | 2018-06-15 | 深圳市伊力科电源有限公司 | System and method are realized in a kind of genlock of uninterruptible power supply |
| CN110740085A (en) * | 2019-09-24 | 2020-01-31 | 科华恒盛股份有限公司 | communication method, communication device and terminal based on parallel operation system |
| CN110740085B (en) * | 2019-09-24 | 2022-03-11 | 科华恒盛股份有限公司 | Communication method, communication device and terminal based on parallel operation system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101494383B (en) | Control method for parallel connection system of inverter | |
| CN104868769B (en) | PWM carrier wave motor synchronizing control method based on voltage zero-crossing point of power grid and synchronous modulation | |
| CN103197728A (en) | Method for realizing burr-free clock switching circuit in different clock domains as well as circuit | |
| CN201478853U (en) | No-master-slave synchronous control circuit for UPS parallel operation | |
| CN103684375B (en) | A kind of clock division switching circuit and clock chip | |
| CN104767443A (en) | Servo motor control system | |
| CN110413041B (en) | Chip clock circuit and control method thereof | |
| CN110869778B (en) | Phase sequence detection method of three-phase power grid and related device | |
| CN101571743A (en) | Power management method for main board and display card thereof | |
| US9780644B1 (en) | Methods and apparatus for always on domain finite state machine shutdown using a clock source from a power managed domain | |
| CN105183509A (en) | Apparatus and method for realizing shutdown of system power after soft-off | |
| CN105226811B (en) | System and method are realized in a kind of genlock of uninterruptible power supply | |
| CN102724033A (en) | Method and main control veneer for realizing alignment of phase positions of master clock and reserved clock | |
| CN212112481U (en) | Circuit structure of prototype verification platform | |
| CN103176504A (en) | Multi-clock switchover circuit | |
| CN101447728A (en) | Synchronous pulse-sending method and system thereof for UPS parallel machine | |
| CN102751982B (en) | Clock selection circuit suitable for backboard spending treatment of communication equipment | |
| CN102385334B (en) | Distributed switching system of redundant timing system and switching method thereof | |
| CN203151515U (en) | Intelligent multi-clock-source time synchronizer | |
| CN101299160B (en) | High speed clock monitoring method and system of digital circuit board | |
| CN103473154B (en) | A kind of three machine Hot Spare computing machines when airliner certainty annuity | |
| CN113158612A (en) | Circuit structure of prototype verification platform | |
| CN101882967B (en) | Clock adjustment method and line card for synchronous digital hierarchy (SDH) system | |
| CN102999464B (en) | Advanced high-performance bus (AHB) clock switching circuit | |
| CN105652186A (en) | Chip high-speed testing circuit and testing method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C56 | Change in the name or address of the patentee | ||
| CP01 | Change in the name or title of a patent holder |
Address after: Siming District of Xiamen city in Fujian province 361000 three Road West 288 Po fifth layer (workshop) Patentee after: AVIC-TECH (XIAMEN) ELECTRIC POWER TECHNOLOGY CO.,LTD. Address before: Siming District of Xiamen city in Fujian province 361000 three Road West 288 Po fifth layer (workshop) Patentee before: AVIC-TECH (XIAMEN) ELECTRONICS Co.,Ltd. Address after: Siming District of Xiamen city in Fujian province 361000 three Road West 288 Po fifth layer (workshop) Patentee after: AVIC-TECH (XIAMEN) ELECTRONICS Co.,Ltd. Address before: Siming District of Xiamen city in Fujian province 361000 three Road West 288 Po fifth layer (workshop) Patentee before: XIAMEN PROTEK TECHNOLOGY Co.,Ltd. |
|
| CX01 | Expiry of patent term |
Granted publication date: 20100519 |
|
| CX01 | Expiry of patent term |