CN201153943Y - Multi-heartbeat-signal double-control storage control - Google Patents
Multi-heartbeat-signal double-control storage control Download PDFInfo
- Publication number
- CN201153943Y CN201153943Y CNU200820018137XU CN200820018137U CN201153943Y CN 201153943 Y CN201153943 Y CN 201153943Y CN U200820018137X U CNU200820018137X U CN U200820018137XU CN 200820018137 U CN200820018137 U CN 200820018137U CN 201153943 Y CN201153943 Y CN 201153943Y
- Authority
- CN
- China
- Prior art keywords
- storage control
- heartbeat
- storage controller
- storage
- double
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000006855 networking Effects 0.000 claims description 9
- 230000009191 jumping Effects 0.000 claims description 6
- 238000001514 detection method Methods 0.000 abstract description 14
- 230000009977 dual effect Effects 0.000 abstract description 3
- 230000002159 abnormal effect Effects 0.000 abstract 3
- 230000004044 response Effects 0.000 description 8
- 238000005516 engineering process Methods 0.000 description 4
- 230000006978 adaptation Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000010247 heart contraction Effects 0.000 description 1
Images
Landscapes
- Debugging And Monitoring (AREA)
Abstract
The utility model discloses a double control storage controller connected with a plurality of heartbeat signals, wherein, the double control storage controllers are connected with each other through a serial port, a kilomega network, SAS, I<2>C and other signal wires; the signal wires are used for communication and judgment on working status of each other; when one storage controller appears with abnormal phenomenon, the other storage controller takes over the work in order to achieve the dual redundant control. Compared with the prior art, the double control storage controller has a plurality of heartbeat signals connection wires, so as to effectively avoid the abnormal heart beat detection caused by abnormal heart beat signal circuits, communications, and the like, the fault-tolerant performance of the communication lines between the double controlled storage controllers is good, thereby being able to meet the needs of different applications and network environments, and having very good promotion and use value.
Description
1, technical field
This utility model relates to computer memory technical field, specifically a kind of oversensitive jumping signal double controlled memory controller.
2, background technology
Information technology is just from being that to enter into the memory device in calculating epoch of core be the storage epoch of core with the computing equipment, the networking storage will become the focus of following storage market, and the network storage has become the third wave after computer tide and the Internet tide.The middle and high end storage products is its fault freedom of raising both at home and abroad at present, the general dual controller that adopts, often pass through serial ports or gigabit networking communication between the dual controller as the heartbeat detection passage, whether normal to detect controller work, because heartbeat signal very little, also detect unusually because of all kinds of causing unusually easily, cause job insecurity.
3, summary of the invention
The purpose of this utility model provides a kind of double controlled memory controller of oversensitive jumping signal detection, connect by serial ports, gigabit networking, SAS, I2C equisignal line between the storage control, communicate by these holding wires, judge the other side's duty mutually, occur unusual as a certain storage control, another storage control is taken over its work, thereby realizes that two controls are redundant.
4, description of drawings
Accompanying drawing 1 is a kind of electrical block diagram of oversensitive jumping signal double controlled memory controller.
Storage control 1 (1), storage control 2 (2), serial ports heartbeat signal line (18), I
2C heartbeat signal line (19), SAS heartbeat signal line (20), gigabit networking heartbeat signal line (21), SDRAM (22), BIOS (23), hard disk (3-17) are formed, and each hard disk all is connected respectively to storage control 1 (1) and storage control 2 (2) by the SAS/SATA signal
5, embodiment
Below in conjunction with accompanying drawing oversensitive jumping signal double controlled memory controller is done following detailed explanation.
Integrated storage control 1 (1), storage control 2 (2), 2 road serial ports heartbeat signal lines (18), 2 road I in a cabinet
2C heartbeat signal line (19), 2 road SAS heartbeat signal lines (20), 2 road gigabit networking heartbeat signal lines (21), SDRAM (22) BIOS (23) hard disk (3-17).
After two storage controls power on, at first move bios program, hardware is carried out initialization, then with embedded OS, storage control application software, the heartbeat detection application software, the two control of storage switch application software downloads among the SDRAM and moves, the heartbeat detection application software communicates by heartbeat signal and storage control, the duty of detection of stored controller, two storage controls carry out heartbeat detection by first via serial ports, as repeat repeatedly still can't obtain the heart beating response, then use the second road serial ports to carry out communication, if any response, then do not carry out the two controls of storage and switch software, still by current effective storage control reading writing harddisk.Two storage controls are by first via I
2The C holding wire carries out heartbeat detection, as repeats repeatedly can't obtain response, then uses the second road I
2The C holding wire carries out heartbeat detection, if any response, does not then carry out the two controls of storage and switches software, still by current effective storage control reading writing harddisk.Two storage controls carry out heartbeat detection by first via SAS holding wire, as repeat repeatedly can't obtain response, then use the second road SAS holding wire to carry out heartbeat detection, if any response, then do not carry out the two controls of storage and switch software, still by current effective storage control reading writing harddisk.Two storage controls carry out heartbeat detection by first via gigabit networking holding wire, as repeat repeatedly can't obtain response, then use the second road gigabit networking holding wire to carry out heartbeat detection.If any response, then do not carry out the two controls of storage and switch software, still by current effective storage control reading writing harddisk.Detect a certain storage control operation irregularity, normal storage control is carried out the two controls of storage immediately and is switched softwares, is responsible for and the communicating by letter and reading writing harddisk of main frame.After the storage control of operation irregularity is repaired and powers on, move the heartbeat detection program automatically.
Employed storage control, 2 road serial ports heartbeat signal lines (18), 2 road I in this utility model
2C heartbeat signal line (19), 2 road SAS heartbeat signal lines (20), 2 road gigabit networking heartbeat signal lines (21), SDRAM (22), BIOS (23) hard disk (3-17) are the current techique or the universal component of field of computer technology.
This utility model is compared with prior art, has many heartbeat detection signals, characteristics such as higher, the intelligent degree height of two control fault-tolerances, the various applied environments of adaptation user, thereby have good value for applications.
Except that the described technical characterictic of description, be the known technology of those skilled in the art.
Claims (1)
1, a kind of oversensitive jumping signal double controlled memory controller is characterized in that it is by storage control (1), storage control (2), serial ports heartbeat signal line, 2 road I
2C heartbeat signal line, gigabit networking heartbeat signal line, SAS heartbeat signal line, SDRAM, BIOS, hard disk are formed, and each hard disk all is connected respectively to storage control (1) and storage control (2) by the SAS/SATA signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNU200820018137XU CN201153943Y (en) | 2008-02-19 | 2008-02-19 | Multi-heartbeat-signal double-control storage control |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNU200820018137XU CN201153943Y (en) | 2008-02-19 | 2008-02-19 | Multi-heartbeat-signal double-control storage control |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN201153943Y true CN201153943Y (en) | 2008-11-26 |
Family
ID=40101734
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNU200820018137XU Expired - Fee Related CN201153943Y (en) | 2008-02-19 | 2008-02-19 | Multi-heartbeat-signal double-control storage control |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN201153943Y (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104317677A (en) * | 2014-09-29 | 2015-01-28 | 浪潮电子信息产业股份有限公司 | Brickland-based redundant monitoring management system and method |
| CN105426276A (en) * | 2015-11-03 | 2016-03-23 | 山东超越数控电子有限公司 | Fault detection method for double control storage controllers and storage controllers |
| CN107491400A (en) * | 2017-08-28 | 2017-12-19 | 郑州云海信息技术有限公司 | A kind of hard disk information storage method and device |
| CN105512052B (en) * | 2014-10-20 | 2019-01-01 | 伊姆西公司 | Method and apparatus for handling input-output operation request |
-
2008
- 2008-02-19 CN CNU200820018137XU patent/CN201153943Y/en not_active Expired - Fee Related
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104317677A (en) * | 2014-09-29 | 2015-01-28 | 浪潮电子信息产业股份有限公司 | Brickland-based redundant monitoring management system and method |
| CN105512052B (en) * | 2014-10-20 | 2019-01-01 | 伊姆西公司 | Method and apparatus for handling input-output operation request |
| CN105426276A (en) * | 2015-11-03 | 2016-03-23 | 山东超越数控电子有限公司 | Fault detection method for double control storage controllers and storage controllers |
| CN107491400A (en) * | 2017-08-28 | 2017-12-19 | 郑州云海信息技术有限公司 | A kind of hard disk information storage method and device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102567238B (en) | Interface switching control method, portable terminal device, portable mobile equipment and input equipment | |
| CN103543961B (en) | PCIe-based storage extension system and method | |
| JP4633826B2 (en) | High-speed peripheral connection interface | |
| CN102750248B (en) | A kind of USB device Working mode switching method and USB device | |
| CN207133719U (en) | A kind of attachment means applied to multipath server | |
| CN201153943Y (en) | Multi-heartbeat-signal double-control storage control | |
| CN203241876U (en) | Self-adaptive configuration PCIE expansion box | |
| CN109240953A (en) | A kind of method, pinboard and the system of adaptive switching hard disk | |
| CN110362511B (en) | PCIE equipment | |
| KR102350379B1 (en) | Method, apparatus, electronic device and computer readable storage medium for supporting communication among chips | |
| CN108804360A (en) | A kind of storage card of compatible SAS/SATA/NVME hard disks | |
| CN105306352A (en) | Industrial field bus protocol gateway device | |
| CN105653213A (en) | Double control disk array based on Freescale P3041 | |
| CN108924325A (en) | Data processing method and relevant apparatus | |
| CN104615565A (en) | SAS card device with transmission rate reaching 12Gb | |
| CN104635906A (en) | Hard disk energy-saving circuit | |
| CN103546138A (en) | Touch key control circuit | |
| WO2023020494A1 (en) | Intelligent destruction method based on loongson processor | |
| CN205103823U (en) | Intelligent computer network security gateway | |
| CN204480237U (en) | A kind of connector, universal serial bus device and intelligent terminal | |
| CN209389713U (en) | A kind of configurable ripple signal codan | |
| CN107423182A (en) | One kind simulation USB hot drawing plug devices | |
| CN103078663A (en) | Energy-saving network equipment | |
| CN208607644U (en) | One kind is based on the same as the double touch-control time report systems of money chip | |
| CN201616074U (en) | Multi-output multifunctional keyboard |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20081126 Termination date: 20110219 |