CN200994177Y - Colour optimizing circuit and television receiver with same - Google Patents

Colour optimizing circuit and television receiver with same Download PDF

Info

Publication number
CN200994177Y
CN200994177Y CN 200620170226 CN200620170226U CN200994177Y CN 200994177 Y CN200994177 Y CN 200994177Y CN 200620170226 CN200620170226 CN 200620170226 CN 200620170226 U CN200620170226 U CN 200620170226U CN 200994177 Y CN200994177 Y CN 200994177Y
Authority
CN
China
Prior art keywords
signal
circuit
video decode
cvbs
color optimization
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN 200620170226
Other languages
Chinese (zh)
Inventor
龚连发
崔巨勇
马楔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qingdao Hisense Electronics Co Ltd
Original Assignee
Qingdao Hisense Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qingdao Hisense Electronics Co Ltd filed Critical Qingdao Hisense Electronics Co Ltd
Priority to CN 200620170226 priority Critical patent/CN200994177Y/en
Application granted granted Critical
Publication of CN200994177Y publication Critical patent/CN200994177Y/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Processing Of Color Television Signals (AREA)

Abstract

The utility model discloses a color optimized circuit and a TV set which contains it. The utility model includes RGB signals as well as CVBS signals. Said RGB signals and CVBS signals are connected to the input terminal of the video decoder processing circuit. Inside the said video decoder processing circuit a synchronization signal separation unit and a color optimization unit are contained. Said synchronization signal separation unit receives CVBS signals and separate the synchronous pulse signals of which, together with the RGB signals, are sent to the color optimization processing unit for self-regulation of the white balance value of the RGB signals, the color optimized RGB signals are then output through the output terminal. The color optimized circuit of the utility model is of simple design and significant effect which overcomes the complicated, time-demanding manual work of regulating the white balance value of RGB signals. The utility model increases productivity greatly and saves labors for companies.

Description

Color optimization circuit and have the television set of described optimization circuit
Technical field
The utility model belongs to the video processing circuit technical field, specifically, relates to a kind of TV set circuit of the vision signal that receives being carried out the color optimization processing.
Background technology
The SCART interface is the interface that interconnects that European mandatory requirement is used to finish satellite television receiver, television set, video tape recorder and other audio ﹠ video equipments, the television set in outlet Europe all requires to have the SCART interface, transmission when using the SCART interface can realize vision signal such as rgb signal, CVBS.But, during by SCART interface transmission rgb signal, because the difference of video frequency processing chip, capacitance resistance component or display screen, color often exists and departs from, sometimes green partially, red partially etc. sometimes, the white balance value that many times needs manual adjustments RGB brings very big inconvenience for the production of television set producer to reach the purpose of color optimization.Moreover, during white balance value by manual adjustments RGB, because commissioning staff's role of subjective intentions, be easy to cause the deviation of color, very influence operating efficiency.
Summary of the invention
The utility model is in order to solve the colour cast problem of rgb signal, a kind of color optimization circuit is provided, by extracting the synchronization pulse in the CVBS signal, utilize described synchronization pulse that the white balance value of rgb signal is automatically adjusted, thereby recovered original color of signal, realized the purpose of color optimization.
For solving the problems of the technologies described above, the utility model is achieved by the following technical solutions:
A kind of color optimization circuit and have the television set of described optimization circuit, comprise rgb signal and CVBS signal, described rgb signal is connected the input of video decode treatment circuit with the CVBS signal, in described video decode treatment circuit, include synchronous signal separation unit and color optimization processing unit, described synchronous signal separation unit receives the CVBS signal, the synchronization pulse of isolating wherein is input to the automatic adjusting of carrying out the rgb signal white balance value in the described color optimization processing unit with described rgb signal, and then by the rgb signal behind its output output color optimization.
Described rgb signal and CVBS signal be rgb signal port by the SCART interface and the input of CVBS signal port respectively, so respectively be connected corresponding of rgb signal input of described video decode treatment circuit with synchronous signal input end.
For R, G, B signal to input carry out shaping filter, be input to the signal quality of video decode treatment circuit with raising, described R, G, B signal separately R, the G by one road voltage clamping circuit and bandwidth-limited circuit and described video decode treatment circuit, the B signal input part is corresponding is connected.Described voltage clamping circuit carries out clamped to R, G, the B signal waveform amplitude of input, avoid too high or low excessively signal voltage that the video decode treatment circuit is caused damage; Bandwidth-limited circuit is the noise jamming in filtering R, G, the B signal effectively, to optimize R, G, B signal waveform, improves signal quality.
In order to improve the CVBS signal quality, described CVBS signal is connected the synchronous signal input end of described video decode treatment circuit by the resistance of series connection with electric capacity, in the hope of accurately extracting capable field sync signal wherein.
In order to simplify circuit structure, adopt a video decode process chip that is integrated with synchronizing signal separation function and color optimization processing capacity to realize that described video decode process chip can be selected any realization in PW2300B, PW2250 or the PW3300 integrated chip at the video decode treatment circuit described in the utility model.
Compared with prior art, advantage of the present utility model and good effect are: color optimization circuit of the present utility model makes full use of the CVBS signal from the SCART interface, capable field sync signal in the CVBS signal separated and compose be added on the rgb signal, video processing circuits utilizes described synchronizing signal that the white balance value of rgb signal is automatically adjusted, thereby recovered original color of signal, reached the effect that color balance reproduces.Color optimization circuit design of the present utility model is simple, effect is remarkable, efficiently solve for a long time can only be by manual adjustments RGB white balance value with the toning process complexity that overcomes the colour cast phenomenon and brought, problems such as waste time and energy, greatly improved efficiency, for enterprise has saved the labour.
Description of drawings
Fig. 1 is the color optimization circuit theory diagrams of SCART interface in the utility model;
Fig. 2 is the port connection layout of video decode process chip;
Fig. 3 is the system works flow process figure of rgb signal color optimization process.
Embodiment
Below in conjunction with the drawings and specific embodiments the utility model is done explanation in further detail.
The television set that the European Law regulation is sold to Europe must have the SCART interface, about visible IEC60933-1 of the standard of SCART interface and 60933-2.Rgb signal by the input of SCART interface does not have synchronization pulse, so can not as the VGA vision signal that synchronous HYNC signal of row and field synchronization VYNC signal are arranged, carry out color optimization, i.e. locking by synchronizing signal automatically adjusts to R, the G of the ADC register in the video decoding chip, the gain value and the offset value of B signal, to reach consistent with the color of input signal, realize white balance value preferably, original color of restoring signal.So, to give by the rgb signal of SCART interface input the necessary synchronizing signal of color optimization just the utility model patent to put the place.
According to the definition of SCART interface as can be known, the interface definition of sample whatsoever, wherein, vision signal composite video is that the CVBS signal is the indispensable signal of SCART interface.Therefore, if the synchronization pulse in the CVBS signal can be separated, and compose and to be added on the rgb signal, so just can carry out color optimization as the VGA signal, the colour cast problem of rgb signal just can be resolved.
For these reasons, the utility model proposes as shown in Figure 1 color optimization circuit.Wherein, the input of video decode treatment circuit receives rgb signal and CVBS signal, in described video decode treatment circuit, include synchronous signal separation unit and color optimization processing unit, described synchronous signal separation unit receives the CVBS signal, the synchronization pulse of isolating wherein is input to the automatic adjusting of carrying out the rgb signal white balance value in the color optimization processing unit with described rgb signal, and then by the rgb signal behind its output output color optimization.
Among Fig. 1, RED, GREEN, BLUE signal are input to the input of video decode treatment circuit respectively by 15,11, the 7 pin input of SCART interface after handling by voltage clamping circuit and filter circuit respectively.With the BLUE signal is example, described voltage clamping circuit by double diode device D12, form with DC power supply VCCSW, wherein the anode of double diode device D12 connects described DC power supply VCCSW, minus earth, intermediate node connects BLUE signal input part, i.e. 7 pin of SCART interface.Described voltage clamping circuit is when the BLUE signal potential of input is too high, and it is clamped on the potential value of DC power supply VCCSW; And when the hypopotenia of BLUE signal, it is clamped on 0V.Clamped by the waveforms amplitude of BLUE signal is carried out, thus the damage of effectively having avoided too high or low excessively video voltage that the video decode treatment circuit is caused.After described BLUE signal carries out amplitude limiting processing by voltage clamping circuit, at first be input in the band pass filter of forming by two capacitor C 53, C54 and two inductance L 6, L26 and carry out bandpass filtering treatment, and then after the filter circuit processing by inductance L 8, capacitor C 56 and resistance R 76 compositions, filter out the noise jamming in the BLUE signal, to optimize signal waveform, improve signal quality, be input to the BLUE signal input part of video decode treatment circuit then through coupling capacitance C82.
The utility model adopts a video decode process chip that is integrated with synchronizing signal separation function and color optimization processing capacity to replace described video decode treatment circuit in order to simplify circuit structure, the rgb signal of importing is carried out color optimization handle.It is that arbitrary money in PW2300B, PW2250 or the PW3300 integrated chip is realized that described video decode process chip can be selected the model of Pixelworks company.
In the utility model, select the PW2300B integrated chip to regulate, as shown in Figure 2 to carrying out Automatic Optimal from the white balance value of the rgb signal of SCART interface.After handling by voltage clamping circuit and filter circuit respectively by RED, GREEN, the BLUE signal of SCART interface input, vision signal SRED behind the output Shaping, SGREEN, SBLUE are input to rgb signal input R1, R2, the R3 of video decode process chip PW2300B respectively.The CVBS signal of the 20 pin input by the SCART interface is after resistance R 511, the capacitor C 81 of series connection are handled, and output SVSOG signal connects the synchronous signal input end R4 of described video decode process chip PW2300B.Described video decode process chip PW2300B separates the line field synchronization pulse signal in the CVBS signal that receives, and utilizes isolated synchronization pulse that rgb signal is carried out the color optimization processing, thereby efficiently solves the colour cast problem of rgb signal.
Whole optimization process only need trigger certain button on the remote controller, send control command for video decode process chip PW2300B, optimizing process carries out automatically, its internal processing program is regulated the gain value and the offset value of R, G, B signal automatically by calling computing formula, to reach the effect that color balance reproduces.Whole optimizing process is no more than a second, and the color effect consistency of optimizing after the output is fine.
Fig. 3 shows the system works flow process figure of rgb signal color optimization process, and whole color optimization process is a signal criterion with 16 GTGs, and concrete steps comprise:
A, video decode process chip be by detecting the potential state of SCART interface 16 pin, and the type of the vision signal by the input of SCART interface is judged; If the current potential of 16 pin is between 1~3V, then Shu Ru vision signal is a rgb signal, and between 0~0.4V, then Shu Ru vision signal is the Y/C color difference signal as if the current potential of 16 pin;
B, when the vision signal by SCART interface input is rgb signal, carry out next step; Otherwise, jump to e;
C, from the CVBS signal of SCART interface 20 pin inputs, separate the trip field sync signal, enter the required color optimization process of optimizing, adjust the gain value and the offset value of R, G, B signal with R, G, the B signal of input;
D, color optimization is handled the resulting gain value in back and offset value writes relevant register, export R, G, B signal after the adjusting;
E, withdraw from R, G, B signal color optimization process program.
The utility model has solved the rgb signal colour cast problem of SCART interface well by adopting above-mentioned method of software and hardware, reached the purpose that color balance is optimized, solved the problem of SCART interface manual adjustments white balance for a long time, be suitable in video signal processing apparatus such as television set, promoting the use of, greatly improved efficiency.
Certainly; above-mentioned explanation is not to be to restriction of the present utility model; the utility model also is not limited in above-mentioned giving an example, and variation, remodeling, interpolation or replacement that those skilled in the art are made in essential scope of the present utility model also should belong to protection range of the present utility model.

Claims (10)

1. color optimization circuit, comprise rgb signal and CVBS signal, it is characterized in that: described rgb signal is connected the input of video decode treatment circuit with the CVBS signal, in described video decode treatment circuit, include synchronous signal separation unit and color optimization processing unit, described synchronous signal separation unit receives the CVBS signal, the synchronization pulse of isolating wherein is input to the automatic adjusting of carrying out the rgb signal white balance value in the described color optimization processing unit with described rgb signal, and then by the rgb signal behind its output output color optimization.
2. color optimization circuit according to claim 1, it is characterized in that: described rgb signal and CVBS signal be rgb signal port by the SCART interface and the input of CVBS signal port respectively, so respectively be connected corresponding of rgb signal input of described video decode treatment circuit with synchronous signal input end.
3. color optimization circuit according to claim 1 and 2 is characterized in that: described R, G, B signal separately R, the G by one road voltage clamping circuit and bandwidth-limited circuit and described video decode treatment circuit, the B signal input part is corresponding is connected.
4. color optimization circuit according to claim 1 and 2 is characterized in that: described CVBS signal is connected the synchronous signal input end of described video decode treatment circuit with electric capacity by the resistance of series connection.
5. color optimization circuit according to claim 1 and 2 is characterized in that: described video decode treatment circuit adopts a video decode process chip that is integrated with synchronizing signal separation function and color optimization processing capacity to realize.
6. television set with the described color optimization circuit of claim 1, comprise rgb signal and CVBS signal, it is characterized in that: described rgb signal is connected the input of video decode treatment circuit with the CVBS signal, in described video decode treatment circuit, include synchronous signal separation unit and color optimization processing unit, described synchronous signal separation unit receives the CVBS signal, the synchronization pulse of isolating wherein is input to the automatic adjusting of carrying out the rgb signal white balance value in the described color optimization processing unit with described rgb signal, and then by the rgb signal behind its output output color optimization.
7. television set according to claim 6, it is characterized in that: described rgb signal and CVBS signal be rgb signal port by the SCART interface and the input of CVBS signal port respectively, so respectively be connected corresponding of rgb signal input of described video decode treatment circuit with synchronous signal input end.
8. according to claim 6 or 7 described television sets, it is characterized in that: described R, G, B signal separately R, the G by one road voltage clamping circuit and bandwidth-limited circuit and described video decode treatment circuit, the B signal input part is corresponding is connected.
9. according to claim 6 or 7 described television sets, it is characterized in that: the filter network that described CVBS signal is formed by series resistance and electric capacity is connected the synchronous signal input end of described video decode treatment circuit.
10. according to claim 6 or 7 described television sets, it is characterized in that: described video decode treatment circuit adopts a video decode process chip that is integrated with synchronizing signal separation function and color optimization processing capacity to realize.
CN 200620170226 2006-12-27 2006-12-27 Colour optimizing circuit and television receiver with same Expired - Fee Related CN200994177Y (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 200620170226 CN200994177Y (en) 2006-12-27 2006-12-27 Colour optimizing circuit and television receiver with same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 200620170226 CN200994177Y (en) 2006-12-27 2006-12-27 Colour optimizing circuit and television receiver with same

Publications (1)

Publication Number Publication Date
CN200994177Y true CN200994177Y (en) 2007-12-19

Family

ID=38947246

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 200620170226 Expired - Fee Related CN200994177Y (en) 2006-12-27 2006-12-27 Colour optimizing circuit and television receiver with same

Country Status (1)

Country Link
CN (1) CN200994177Y (en)

Similar Documents

Publication Publication Date Title
US7323914B2 (en) Charge pump circuit
DE102010014471B9 (en) House communication gateway
CN200994177Y (en) Colour optimizing circuit and television receiver with same
CN105338270A (en) Modularization television
CN100359932C (en) Self-adapting method for adjusting brightness in liquid crystal TV set
CN102833611A (en) Set top box and power-saving control method
CN101005581A (en) Color TV playing micro controller inducation end utilization factor and simple remote control method
CN101365085A (en) Method for television signal source detection and television set
CN101179708B (en) Circuit of S video and compound video simultaneous output suitable for platform camera
CN103702192A (en) Power-saving set top box and power-saving method thereof
CN202206458U (en) Automatic identification device for two types of signals at one port of television
CN104580820A (en) Television line and field signal timing sequence adjusting method
CN106331531A (en) Video signal switching circuit and switching method
WO2020173127A1 (en) Method and system for debugging composite synchronous video broadcast signal
CN105898178A (en) Signal processing method and signal processor
CN100438588C (en) TV coder and encoding method
CN201032737Y (en) Converting switch based input circuit
CN102075724B (en) Adaptive balanced and non-balanced dual mode video receiving chip
CN101583001A (en) PCI interface applied to television and implementation method thereof
CN102186039B (en) Five-in-one tuner for television signals
CN106412382A (en) Electronic information signal processing system
CN2886949Y (en) TV set interface circuit
CN204291196U (en) Main board
CN201039332Y (en) Color system selection circuit and TV set with this selection circuit
CN204244394U (en) Export the Set Top Box of multiple voice data simultaneously

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
C56 Change in the name or address of the patentee
CP02 Change in the address of a patent holder

Address after: No. 151, Zhuzhou Road, Laoshan District, Shandong, Qingdao Province: 266100

Patentee after: Qingdao Hisense Electric Co., Ltd.

Address before: Shandong City, Qingdao province Jiangxi City Road 11, zip code: 266071

Patentee before: Qingdao Hisense Electric Co., Ltd.

C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20071219

Termination date: 20101227