CN1920732A - Noise information interference resistant system and its method - Google Patents
Noise information interference resistant system and its method Download PDFInfo
- Publication number
- CN1920732A CN1920732A CN 200510095947 CN200510095947A CN1920732A CN 1920732 A CN1920732 A CN 1920732A CN 200510095947 CN200510095947 CN 200510095947 CN 200510095947 A CN200510095947 A CN 200510095947A CN 1920732 A CN1920732 A CN 1920732A
- Authority
- CN
- China
- Prior art keywords
- signal
- logical operation
- present
- digital
- past
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
The invention relates to a system for avoiding the disturbance of foreign message, and relative method, used in error judgment of foreign message when digit chip receives signal, wherein it comprises: a, using digit logic calculation to check if present received signal is same as n front signals, while said n front signals means the first to the n signals before present signal, and 1<=n<=5; b, based on the fixed signal at step a, and the digit logic calculation, fixing new fixed signal, while 1, when the result of step a is they are same, the new fixed signal is present signal; 2, when the result of step is they are not same, the new fixed signal is the last fixed signal.
Description
Technical field
The invention relates to the method that a kind of interference resistant disturbs, especially be applied in the middle of the digital circuit, for example be applied in the computer.
Background technology
The electric signal of general electronic products such as computer inside usually can produce noise (signal bounce) problem; correctness in order to ensure signal; a kind of mode of processing is postponed during at the state that noise may occur to handle, and for example (as when 1 changes into 0) is possible opportunity of noise generation when digital signal changes.See also Fig. 1, when the time was t0 and t1, the digital signal D0 and the D1 that are received were respectively 1; When having arrived t2, D2=0, the state that change for signal this moment; Therefore at t3, at this moment no matter the signal of D3 or D4, all supposes that received signal still is D1 why earlier, the time point of t5 confirms that then signal is to change into 0 by 1 if D5 still is 0 to the time point of t4 by the time.
The method that this kind handled noise is applied to follow general I/O (GPIO usually, General PurposeInput Output) signal more at a slow speed, but also can be applicable to the high speed signal, as the central processing unit of computer and the signal transmission between the south bridge wafer.
See also Fig. 2, shown that the signal of three pin P1, P2, P3 changes the synoptic diagram of time point, Fig. 2 shows above-mentioned traditional practice, when signal changes, understands the period of ignoring of one period time delay, and confirms signal again after having spent one period time delay.Fig. 2 shows that it usually is inconsistent that the signal of three pins changes time point, and therefore traditional practice must be carried out the counting of time delay respectively at pin P1, P2, P3, therefore the resource of the hardware resource of meeting usage count device (timer) and software counting.In as notebook computer, the pin of following GPIO has up to a hundred, so must consumes resources in the notebook computer carries out the counting of time delay at up to a hundred GPIO pins; And when changing design, GPIO pin of every increase will increase many procedure codes, and is not only inefficent, and Chang Rongyi makes mistakes at every turn.
Summary of the invention
Fundamental purpose of the present invention is to solve traditional shortcoming, and the system and the method thereof that provide a kind of interference resistant to disturb make and can reduce the writing of procedure code when changing design at every turn.
Another fundamental purpose of the present invention provides system and the method thereof that a kind of interference resistant disturbs, and can carry out the affirmation of signal synchronously at several pins.
For reaching above-mentioned purpose, the method that interference resistant of the present invention disturbs is the erroneous judgement when being used for digital wafer and avoiding noise occurring because of the signal that receives, and this method comprises the following steps:
Steps A: check whether identical unanimity of the present signal that received at present and n the past signal in the mode of digital logical operation, wherein n in the past signal be meant receive before the present signal the 1st to n signal, and 1≤n≤5, n=2 anticipates and promptly adopts three Samples (sample) altogether in an embodiment.
Step B: determine signal after the new affirmation according to preceding signal and steps A after once confirming in the mode of digital logical operation, wherein mode is as follows:
Situation one: when the result of steps A is the present present signal that receives and n the identical unanimity of the past signal, the signal after the then new affirmation is set at present signal.And
Situation two: when the result of steps A is the present present signal that receives and n signal unanimity inequality in the past, the signal after the affirmation once before the signal after the then new affirmation is set at.
For reaching steps A and step B, might not need judgement formula (IF instruction), for example in an embodiment, but carry out steps such as AND and OR logical operation also completing steps A and step B at the present present signal that receives and n the past signal.
Effect of the present invention:
System that interference resistant of the present invention disturbs and method thereof make and can reduce the writing of procedure code when changing design at every turn; Can carry out the affirmation of signal synchronously at several pins; Erroneous judgement when the present invention makes digital wafer avoid noise occurring because of the signal that receives.No matter the present invention all shows it be different from the feature of prior art with regard to purpose, means and effect, useful to society.
For further specifying above-mentioned purpose of the present invention, design feature and effect, the present invention is described in detail below with reference to accompanying drawing.
Description of drawings
Fig. 1 is the synoptic diagram that prior art is handled signal.
When Fig. 2 is three pins of prior art processing, need the synoptic diagram of consumes resources.
Fig. 3 shows a computer outside drawing.
Fig. 4 is first embodiment of the system that disturbs of the interference resistant of computer inside.
Fig. 5 is the process flow diagram that the present invention disturbs about interference resistant.
Fig. 6 is the logical operation synoptic diagram that supplementary explanation interference resistant of the present invention disturbs.
Fig. 7 is the logical operation synoptic diagram that supplementary explanation interference resistant of the present invention disturbs.
Fig. 8 is second embodiment of the system of interference resistant interference of the present invention.
Fig. 9 is the 3rd embodiment of the system of interference resistant interference of the present invention.
Figure 10 is that supplementary explanation interference resistant interference of the present invention can be at counting the synoptic diagram that pin carries out logical operation.
The explanation of element conventional letter in the accompanying drawing:
System's 20 lines 21 that interference resistant disturbs
Signal producing component 30,30a, 30b, 30c
Keyboard Control wafer 41
Embodiment
Below in conjunction with the accompanying drawing of embodiment, the system of interference resistant interference of the present invention and the embodiment of method thereof are elaborated.Please refer to Fig. 3, general computer 10 has screen 15, key board unit 31, some functionality buttons 33, and motherboard (figure does not show), memory body (figure does not show) or the like.Fig. 4 shows first embodiment of the system 20 that the interference resistant of computer 10 inside disturbs, and the system 20 that interference resistant disturbs comprises a signal producing component 30 and a digital wafer 40.Signal producing component 30 is to electrically connect (being essentially the pin of GPIO) with at least one digital wafer 40 (as Keyboard Control wafer 41) as key board unit 31 and button 33 grades.
Please refer to Fig. 5, the process flow diagram that to be the present invention disturb about interference resistant, this process flow diagram carries out the explanation that signal is handled at one of them line 21 of signal producing component 30 and digital wafer 40.The signal that on behalf of signal producing component 30, so-called Sample (sample) produced in Fig. 5 process flow diagram, Sample 1 represents the 1st signal, and Sample 2 represents the 2nd signal, by that analogy.DebounceHigh, DebounceLow and StableSignal are the parameter in the logical operation, wherein the meaning of StableSignal representative is the signal after digital wafer 40 is confirmed, that is digital wafer 40 thinks stable signal, below please in the lump with reference to figure 6 and Fig. 7 with detail knowledge technology of the present invention more.
Step 301:
Carry out the AND logical operation at the present present signal that receives and n the past signal, in the present embodiment, n=2, that is get 3 Sample, formula is:
DebounceHigh＝
(Sample?1)AND(Sample?2)AND(Sample?3)
Please refer to Fig. 6, for example at Sample 1, Sample 2, Sample 3 computings, because Sample 1, Sample 2, Sample 3 is " 1 ", so DebounceHigh (3)=1.
For example at Sample 2, Sample 3 again, Sample 4 computings, because Sample 4=0, so DebounceHigh (4)=0.
The meaning of step 301 for having only as all Sample all is " 1 ", DebounceHigh just is " and 1 ", other situations DebounceHigh is " and 0 ".
Be noted that said n can be other numbers, but n is preferably between 1 to 5.For example when n=1, formula is:
DebounceHigh＝(Sample?1)AND(Sample?2)
Step 302:
Carry out the OR logical operation at the present present signal that receives and n the past signal, formula is:
DebounceLow＝
(Sample?1)OR(Sample?2)OR(Sample?3)
Please refer to Fig. 6, for example at Sample 1, Sample 2, Sample 3 computings, because Sample 1, Sample 2, Sample 3 is " 1 ", so DebounceLow (3)=1.
For example at Sample 4, Sample 5 again, Sample 6 computings, because Sample 4, Sample 5, Sample is " 0 ", so DebounceLow (6)=0.
The meaning of step 302 for having only as all Sample all is " 0 ", DebounceLow just is " and 0 ", other situations DebounceLow is " and 1 ".
Step 303:
According to preceding after once confirming signal and the result of step 301 carry out the OR digital logical operation, then carry out the AND digital logical operation with the result of step 302 again, formula is:
StableSignal＝
(StableSignal?OR?DebounceHigh)AND(DebounceLow)
Please refer to Fig. 6, do you for example want to calculate StableSignal (3) what are? suppose at StableSignal (2)=1 o'clock (signal after meaning is once confirmed promptly is " 1 "), this moment StableSignal (3)=(1 OR 1) AND (1)=1, that is the signal after the new affirmation is 1.
StableSignal (6)=(1 OR 0) AND (0)=0 for example again, the signal after meaning is once confirmed promptly is " 1 ", and the signal after the new affirmation is 0.
There is its meaning the behind of the formula of above step, now is described as follows:
The representative meaning of step 301 and step 302 is in fact:
Check whether identical unanimity of the present signal that received at present and n the past signal in the mode of digital logical operation.
DebounceHigh is mainly checking whether all Sample are 1, and DebounceLow is mainly checking whether all Sample are 0.When all Sample are 1 (situation of the identical unanimity of signal), DebounceHigh=1, DebounceLow=1; When all Sample are 0 (situation of the identical unanimity of signal), DebounceHigh=0, DebounceLow=0.
When the inconsistent situation of signal (Sample that has for " 1 ", the Sample that has for " 0 "), this moment DebounceHigh=0, DebounceLow=1.
The meaning of step 303 then is to determine signal after the new affirmation to be divided into two kinds of situations this moment according to the preceding signal and the result of step 301 and step 302 after once confirming:
First kind of situation: step 301 and step 302 are found out the situation of the identical unanimity of signal, and the signal after the then new affirmation is set at present signal, that is adopt the signal of the identical unanimity of signal, and no matter the signal after the preceding once affirmation.
Such as when all Sample are 1 (DebounceHigh=1, DebounceLow=1)
StableSignal＝
(StableSignal?OR?DebounceHigh)AND(DebounceLow)
＝(StableSignal?OR?1)AND?1＝1
Regardless of StableSignal (signal after the preceding once affirmation) be at this moment " 1 " still be " 0 ", the signal after the new affirmation is " 1 ".
When all Sample are 0
(DebounceHigh＝0，DebounceLow＝0)
StableSignal＝
(StableSignal?OR?0)AND?0＝0
Regardless of StableSignal (signal after the preceding once affirmation) be at this moment " 1 " still be " 0 ", the signal after the new affirmation is " 0 ".
Second kind of situation: step 301 and step 302 are found out the inconsistent situation of signal, the signal after once confirming before the signal after this stylish affirmation is set at.
StableSignal＝
(StableSignal?OR?DebounceHigh)AND(DebounceLow)
＝(StableSignal?OR?0)AND?1＝StableSignal
(annotate, signal herein is inconsistent, is with DebounceHigh=0, and DebounceLow=1 is that example explains)
Again, please refer to Fig. 6, when signal is inconsistent, Sample 2=1, Sample 3=1, Sample 4=0:
StableSignal(4)＝StableSignal(3)＝1
Please refer to Fig. 7, when signal is inconsistent, Sample 2=0, Sample 3=0, Sample 4=1:
StableSignal(4)＝StableSignal(3)＝0
Asking for an interview Fig. 8, is second embodiment of the system of interference resistant interference of the present invention, is in not only one of signal producing component with the first embodiment main difference, for example three signal producing component 30a is arranged, and 30b, 30c receive same digital wafer 40.
Asking for an interview Fig. 9, is the 3rd embodiment of the system that disturbs of interference resistant of the present invention, be in signal producing component 30 with the first embodiment main difference to can be south bridge wafer 32 (north bridge wafer also can), that is the pin of non-GPIO also can be used technology of the present invention.
Figure 10 is that supplementary explanation interference resistant of the present invention disturbs the synoptic diagram that can carry out logical operation at the number pins, for example handle eight pins of p1-p8, and the computing synchronously when calculating StableSignal of each pin.For example 8 pins then once can calculate in 8 systems, and sixteen-bit system then once can be calculated 16 pins, and this is the another one advantage of the technology of the present invention, rather than shown in the image pattern 2 (traditional method), the affirmation signal of each pin needs to confirm respectively.
Logical operation described in the foregoing description can be carried out by digital wafer 40.
Whether the present signal that method of the present invention focuses on checking nearest several receptions identical unanimity, if consistently then adopt stable signal, if inconsistent signal after once confirming before then adopting.
It should be noted, above-mentioned many embodiment give an example for convenience of explanation, for example can there be other formula or process flow diagram can express technology of the present invention, as when the DebounceHigh=1, what do not equal, and directly StableSignal are set at going to calculate DebounceLow again " 1 "; And for example during DebounceLow=0, can directly StableSignal be set at " 0 ", adding judgement formula (IF instruction) certainly in fact can be more inefficent, so embodiments of the invention do not adopt the embodiment with judgement formula.
Those of ordinary skill in the art will be appreciated that, above embodiment is used for illustrating the present invention, and be not to be used as limitation of the invention, as long as in connotation scope of the present invention, all will drop in the scope of claims of the present invention variation, the modification of the above embodiment.
Claims (10)
1, the method disturbed of a kind of interference resistant is the erroneous judgement when being used for digital wafer and avoiding noise occurring because of the signal that receives, and the method is characterized in that to comprise the following steps:
Steps A: check the present signal that received at present and n signal identical unanimity whether in the past in the mode of digital logical operation, wherein n the past signal is meant and receives before the 1st of present signal to n signal, and 1≤n≤5;
Step B: determine signal after the new affirmation according to preceding signal and steps A after once confirming in the mode of digital logical operation, wherein mode is as follows:
Situation one: when the result of described steps A is the present present signal that receives and n the identical unanimity of the past signal, the signal after the then new affirmation is set at present signal; And
Situation two: when the result of described steps A is the present present signal that receives and n signal unanimity inequality in the past, the signal after the affirmation once before the signal after the then new affirmation is set at.
2, the method for interference resistant interference as claimed in claim 1 is characterized in that the mode of the digital logical operation of described steps A comprises following two digital logical operations:
Logical operation A1: carry out the AND logical operation at the present present signal that receives and n the past signal, and
Logical operation A2: carry out the OR logical operation at the present present signal that receives and n the past signal.
3, the method for interference resistant interference as claimed in claim 2 is characterized in that the mode of the digital logical operation of described step B comprises:
Logical operation B1: carry out the OR logical operation at signal after the preceding once affirmation and the result of logical operation A1, and
Logical operation B2: carry out the AND logical operation at the result of logical operation B1 and the result of logical operation A2.
4, a kind of system of interference resistant interference is characterized in that comprising:
At least one digital wafer;
At least one signal producing component, wherein this at least one signal producing component is to electrically connect and transmit signal to this at least one digital wafer with this at least one digital wafer;
It is characterized in that this at least one digital wafer is the method that the erroneous judgement when avoiding noise occurring because of the signal that receives adopts an interference resistant to disturb, this method comprises the following steps:
Steps A: check the present signal that received at present and n signal identical unanimity whether in the past in the mode of digital logical operation, wherein n the past signal is meant and receives before the 1st of present signal to n signal, and 1≤n≤5;
Step B: determine signal after the new affirmation according to preceding signal and steps A after once confirming in the mode of digital logical operation, wherein mode is as follows:
Situation one: when the result of described steps A is the present present signal that receives and n the identical unanimity of the past signal, the signal after the then new affirmation is set at present signal; And
Situation two: when the result of described steps A is the present present signal that receives and n signal unanimity inequality in the past, the signal after the affirmation once before the signal after the then new affirmation is set at.
5, the system of interference resistant interference as claimed in claim 4 is characterized in that the mode of the digital logical operation of described steps A comprises following two digital logical operations:
Logical operation A1: carry out the AND logical operation at the present present signal that receives and n the past signal, and
Logical operation A2: carry out the OR logical operation at the present present signal that receives and n the past signal.
6, the system of interference resistant interference as claimed in claim 5 is characterized in that the mode of the digital logical operation of step B comprises:
Logical operation B1: carry out the OR logical operation at signal after the preceding once affirmation and the result of logical operation A1, and
Logical operation B2: carry out the AND logical operation at the result of logical operation B1 and the result of logical operation A2.
7, a kind of computer comprises several digital wafers and several signal producing components, and wherein at least one signal producing component and at least one digital wafer electrically connect and transmit signal to this at least one digital wafer, it is characterized in that comprising:
This at least one digital wafer is the method that the erroneous judgement when avoiding noise occurring because of the signal that receives adopts an interference resistant to disturb, and this method comprises the following steps:
Steps A: check the present signal that received at present and n signal identical unanimity whether in the past in the mode of digital logical operation, wherein n the past signal is meant and receives before the 1st of present signal to n signal, and 1≤n≤5;
Step B: determine signal after the new affirmation according to preceding signal and steps A after once confirming in the mode of digital logical operation, wherein mode is as follows:
Situation one: when the result of described steps A is the present present signal that receives and n the identical unanimity of the past signal, the signal after the then new affirmation is set at present signal; And
Situation two: when the result of described steps A is the present present signal that receives and n signal unanimity inequality in the past, the signal after the affirmation once before the signal after the then new affirmation is set at.
8, computer as claimed in claim 7 is characterized in that the mode of the digital logical operation of described steps A comprises following two digital logical operations:
Logical operation A1: carry out the AND logical operation at the present present signal that receives and n the past signal, and
Logical operation A2: carry out the OR logical operation at the present present signal that receives and n the past signal.
9, computer as claimed in claim 8 is characterized in that the mode of the digital logical operation of described step B comprises:
Logical operation B1: carry out the OR logical operation at signal after the preceding once affirmation and the result of logical operation A1, and
Logical operation B2: carry out the AND logical operation at the result of logical operation B1 and the result of logical operation A2.
10, computer as claimed in claim 7 it is characterized in that this at least one signal producing component is a key board unit, and this at least one digital wafer is the Keyboard Control wafer.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005100959476A CN100419623C (en) | 2005-08-24 | 2005-08-24 | Noise information interference resistant system and its method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005100959476A CN100419623C (en) | 2005-08-24 | 2005-08-24 | Noise information interference resistant system and its method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1920732A true CN1920732A (en) | 2007-02-28 |
| CN100419623C CN100419623C (en) | 2008-09-17 |
Family
ID=37778468
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2005100959476A Active CN100419623C (en) | 2005-08-24 | 2005-08-24 | Noise information interference resistant system and its method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100419623C (en) |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5386159A (en) * | 1993-06-30 | 1995-01-31 | Harris Corporation | Glitch suppressor circuit and method |
| US6931612B1 (en) * | 2002-05-15 | 2005-08-16 | Lsi Logic Corporation | Design and optimization methods for integrated circuits |
| CN1505142A (en) * | 2002-12-02 | 2004-06-16 | 威盛电子股份有限公司 | Chip possessing noise elimination system and method for making same |
-
2005
- 2005-08-24 CN CNB2005100959476A patent/CN100419623C/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN100419623C (en) | 2008-09-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101046712A (en) | Wheel input device and method for four-way key stroke in portable terminal | |
| CN1752955A (en) | Virtual synchronous system and method of asynchronous time pulse range transmission data | |
| CN101036125A (en) | Masking within a data processing system having applicability for a development interface | |
| CN101051279A (en) | Peripheral equipment operation method, peripheral equipment and host | |
| CN101055531A (en) | System and method for placing a processor into a gradual slow mode of operation | |
| CN1855083A (en) | Master device, control method thereof, and electronic device having master device | |
| CN1949184A (en) | Method and system of chip checking | |
| CN1549670A (en) | Method and apparatus for examining uniformity | |
| CN1885272A (en) | PS/2 interface detection apparatus and method | |
| CN1920732A (en) | Noise information interference resistant system and its method | |
| CN1684030A (en) | Code flow broadcast card and driving method of code flow collection card | |
| CN1959946A (en) | Method of designing package for semiconductor device, method of manufacturing the same, and layout design tool | |
| CN1506905A (en) | Optical positioning system, signal transmitting method and signal processing method of computing apparatus | |
| CN1828547A (en) | Method and system for obtaining hardware information | |
| CN1598738A (en) | Interface circuit and a clock output method therefor,data processing circuit and system | |
| CN1869868A (en) | Mainframe board capable of setting different kind of central processor | |
| CN100336047C (en) | Bus data transmission standard coordination method, central processing unit and bridging chips | |
| US7533304B2 (en) | Method and system of signal noise reduction | |
| CN1667545A (en) | Method and device for setting working clock by detecting state of BIOS | |
| CN1129101C (en) | Electronic equipment with teaching-guiding function and its demonstration method of demonstrating process | |
| CN1904851A (en) | Method and apparatus of single step execution debugging function | |
| CN1739157A (en) | Generate the equipment of bit clock and the method that generates this bit clock | |
| CN1731344A (en) | Highly parallel structure for fast multi cycle binary and decimal adder unit | |
| CN2704880Y (en) | Distributor of contacting screen | |
| CN1704871A (en) | Portable digital devices and input method therefor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |