CN1890813A - Trench gate field effect devices - Google Patents
Trench gate field effect devices Download PDFInfo
- Publication number
- CN1890813A CN1890813A CN 200480036076 CN200480036076A CN1890813A CN 1890813 A CN1890813 A CN 1890813A CN 200480036076 CN200480036076 CN 200480036076 CN 200480036076 A CN200480036076 A CN 200480036076A CN 1890813 A CN1890813 A CN 1890813A
- Authority
- CN
- China
- Prior art keywords
- region
- semiconductor device
- electrode
- district
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005669 field effect Effects 0.000 title description 2
- 239000004065 semiconductor Substances 0.000 claims abstract description 294
- 230000004888 barrier function Effects 0.000 claims abstract description 111
- 239000012535 impurity Substances 0.000 claims description 38
- 239000012212 insulator Substances 0.000 claims description 13
- 239000002800 charge carrier Substances 0.000 claims description 7
- 230000015572 biosynthetic process Effects 0.000 claims description 3
- 238000000034 method Methods 0.000 abstract description 6
- 239000000969 carrier Substances 0.000 abstract description 5
- 230000003139 buffering effect Effects 0.000 description 22
- 238000005036 potential barrier Methods 0.000 description 19
- 239000012141 concentrate Substances 0.000 description 18
- 238000005516 engineering process Methods 0.000 description 7
- 230000009467 reduction Effects 0.000 description 5
- 230000002776 aggregation Effects 0.000 description 4
- 238000004220 aggregation Methods 0.000 description 4
- 230000008859 change Effects 0.000 description 4
- 239000006185 dispersion Substances 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 230000005611 electricity Effects 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- 150000001875 compounds Chemical class 0.000 description 3
- 230000005684 electric field Effects 0.000 description 3
- 230000005764 inhibitory process Effects 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 239000004411 aluminium Substances 0.000 description 1
- 230000000994 depressogenic effect Effects 0.000 description 1
- 230000004069 differentiation Effects 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 230000001771 impaired effect Effects 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000002265 prevention Effects 0.000 description 1
Images
Abstract
The present invention relates to a technique for reducing the on-voltage of the semiconductor device by increasing the concentration of minority carriers in the deep region (26) and the intermediate region (28). A semiconductor device according to the invention comprises an electrode, a top region (36) of a second conductivity type connected to the electrode, a deep region of the second conductivity type, and an intermediate region of a first conductivity type connected to the electrode. A portion of the intermediate region isolates the top region and the deep region. The semiconductor device further comprises a gate electrode (32) facing the portion of the intermediate region via an insulating layer. The portion facing the gate electrode isolates the top region and the deep region. The semiconductor device according to the invention further comprises a barrier region (40) that is formed within the intermediate region and/or the top region.
Description
The cross reference of related application
The application requires the priority of Japanese patent application 2003-427768 that submitted on December 24th, 2003 and the Japanese patent application 2004-092975 that submitted on March 26th, 2004, is incorporated herein its content as a reference.
Technical field
The present invention relates to a kind of semiconductor device, wherein turn on and off electric current between the electrode pair by gate electrode.More particularly, the present invention relates to a kind of being used for gate electrode is being applied when being used to connect the voltage of semiconductor device, reduce the voltage between the electrode pair and the technology of resistance.Under this condition, the voltage between the electrode pair is called connection voltage.Semiconductor device of the present invention can be IGBT, pnpn diode, MOS or MOSFET.
Background technology
Known IGBT (igbt) is for wherein providing MOS structure in the surface portion of bipolar transistor.Such semiconductor device has pair of electrodes and be used for turning on and off the gate electrode that electric current flows between this electrode pair.When gate electrode being applied connection voltage, electronic carrier injects semiconductor region from one of them electrode, and holoe carrier is injected semiconductor region from the another one electrode.In this way, semiconductor region generation electricity is led modulation, thereby realizes the low voltage of connecting.
Japanese Patent Application Publication H8 (1996)-316479 (seeing Fig. 3 for details) has proposed a kind of technology that is used for reduce connecting voltage (when trench-gate being applied when being used to connect the voltage of semiconductor device the voltage between the electrode).
Figure 17 is schematically illustrated in the semiconductor device (in the following description book, this structure will be called conventional structure) that proposes among the Japanese Patent Application Publication H8 (1996)-316479.Semiconductor device 15 shown in Figure 17 has the mobile trench-gate 332 of electric current that is used for turning on and off between the electrode pair (being emitter electrode E and collector electrode C in this case).
The groove that extends to drift region 326 is through emitter region 336 and tagma 328.In this groove, form trench-gate 332.This trench-gate 332 is surrounded by gate insulator 333, and by the tagma 328 of this gate insulator 333 in the face of emitter region 336 and drift region 326 are isolated.
Between tagma 328 and drift region 326, form n
+Type barrier region 340.Impurity concentration in the barrier region 340 is higher than the impurity concentration in the drift region 326.
Semiconductor device shown in Figure 17 comprises electrode E, top district 336, distinguishes 326 deeply, intensive (dense) part 334 and main portion 328.Intensive part 334 has identical conduction type and common voltage with main portion 328, therefore can be collectively referred to as the mesozone.Part mesozone 328 makes top district 336 and dark district 326 isolate.Semiconductor device 15 also comprises by the trench-gate 332 of insulating barrier 333 in the face of part mesozone 328.
To the operation of semiconductor device under the on-state 15 be described.When emitter electrode E ground connection, collector electrode C and trench-gate 332 are applied positive voltage, thereby make part tagma 328 be reversed to the n type in the face of trench-gate 332, form raceway groove.Therefore, electronic carrier injects to barrier region 340 and drift region 326 from emitter region 336 by this raceway groove that is reversed to the n type, and accumulates in the buffering area 324.When electronic carrier was assembled in buffering area 324, the contact potential difference between buffering area 324 and the collector area 322 reduced, and holoe carrier is injected into buffering area 324, drift region 326 from collector area 322, and barrier region 340.In this way, electricity takes place and leads modulation in buffering area 324, drift region 326 and barrier region 340, thereby realizes the low voltage of connecting.
From collector area 322 injected holes charge carriers and electronic carrier is compound and disappear, or be discharged into emitter electrode E by tagma 328 and body contact zone 334.
In semiconductor device 15, the barrier region 340 that its impurity concentration is higher than drift region 326 is formed on the top of this drift region 326.Therefore, the potential barrier that forms in the boundary face between barrier region 340 and drift region 326 has played the effect that holoe carrier escapes into emitter electrode E that suppresses.Barrier region 340 makes the holoe carrier density in the drift region 326 increase (seeing Figure 17).As a result, the hole between emitter electrode and the collector electrode increases, and the connection voltage of semiconductor device 15 reduces.Barrier region 340 prevention holoe carriers are 326 flowing to emitter electrode E from the drift region.
Summary of the invention
In the semiconductor device 15 that Japanese Patent Application Publication H8 (1996)-316479 proposes,, be released to emitter electrode E very soon through barrier region 340 and the minority carrier that flows into tagma 328 by body contact zone 334.The concentration of minority carrier keeps lower in the tagma 328.
In order further to reduce the connection voltage of semiconductor device, not only need to increase the concentration of minority carrier in the drift region 326 (put it briefly and be dark district), also need to increase the concentration of minority carrier in the tagma 328 (putting it briefly is the mesozone, specifically is the main portion of mesozone).
This has proposed a kind of technology that further reduces semiconductor device connection voltage by the concentration that increases minority carrier in dark district and the mesozone clearly.
Semiconductor device according to the invention comprises: electrode; The top district of second conduction type is connected to described electrode; The dark district of described second conduction type; And the mesozone of first conduction type, be connected to described electrode.The described mesozone of part make described top district and described separate deeply from.Described semiconductor device also comprises gate electrode, and it faces the described mesozone of part by insulating barrier.In the face of the described part of described gate electrode make described top district and described separate deeply from.Described mesozone can comprise intensive part that is directly connected to described electrode and the main portion that is connected to described electrode by described intensive part.
Typically, described electrode can be an emitter electrode, and described top district can be an emitter, and described intensive part can be the body contact zone, and described main portion can be the tagma, and described dark district can be the drift region, and described semiconductor device can be IGBT.Described semiconductor device also can be MOS, MOSFET or pnpn diode.When described semiconductor device was MOS, described electrode can be a source electrode, and described top district can be a source electrode, and described intensive part can be the body contact zone, and described main portion can be the tagma, and described dark district can be the drift region.
Also comprise according to this clearly demarcated semiconductor device and to be formed on described mesozone and/or described intraparietal barrier region.Described barrier region can be formed by the semiconductor region of described second conduction type that is not electrically connected with described electrode and described dark district.Described barrier region can also be formed by insulator.In described mesozone and described top district, a plurality of barrier regions can be set.Some described barrier regions can be formed by the semiconductor region of described second conduction type, and other barrier region can be formed by insulating material.Can form described barrier region in described mesozone and described intraparietal appropriate location.For example, described barrier region can be enclosed in the described main portion of described mesozone, and can with described top district and described separate deeply from.Described barrier region can also form along the border between described intensive part and the described main portion, or forms along the border between described top district and the described main portion.Alternatively, described barrier region can be enclosed in described intensive part or the described top district.
Conventional structure exists the low problem of minority carrier concentration in the mesozone.In above-mentioned semiconductor device, the mesozone side of the junction boundary face between mesozone and dark district forms the barrier region.This barrier region causes that minority carrier assembles in the mesozone.Therefore, minority carrier concentration increases in the mesozone, thereby the minority carrier concentration between the electrode pair increases.As a result, can reduce the connection voltage of semiconductor device.
Can be connected to the described insulating barrier that is used to surround described gate electrode in preferred described barrier region.Also can have opening in preferred described barrier region, by described opening, charge carrier can flow between described intensive part and described dark district.
When the barrier region caused that minority carrier is assembled in the mesozone, the electromotive force of barrier region increased.When the electromotive force of barrier region increased, majority carrier supplied to mesozone and Shen Qu from the barrier region.If the barrier region forms with gate insulator and contacts, flow by the zone (being raceway groove) that forms along gate insulator so, supply with majority carrier from the barrier region.As a result, the phenomenon of the thyristor equivalence of acquisition and connection.In this way, further reduce the connection voltage of semiconductor device.
In the present invention, the barrier region has opening, and by this opening, charge carrier can flow between intensive part and dark district.By this opening, the minority carrier of assembling in the mesozone that is caused by the barrier region is released to intensive part reliably.Therefore, semiconductor device can stable manner turn-off.
Can preferred described barrier region form along the border between described top district and the described main portion by the semiconductor region of described first conduction type.Described barrier region can be electrically connected to described intensive part, and can have the impurity concentration that is higher than described main portion.Described barrier region can form in the district of described top.
The barrier region that border between Yan Ding district and the main portion forms has suppressed minority carrier and has been released to electrode by the top district.That is to say, prevented the generation (wherein, even without gate electrode is added electromotive force, semiconductor device does not turn-off yet) of latch-up phenomenon.
If the barrier region is formed in the main portion, latch-up phenomenon is easy to take place so.In order to address this problem, described barrier region to be formed along the border between described top district and the described main portion, and described barrier region is formed in described main portion.
When the boundary vicinity between described intensive part and described main portion forms described barrier region, can provide the additional barrier region of described second conduction type at the boundary vicinity between described main portion and the described dark district.Described additional barrier region is not electrically connected with described electrode and described dark district.Alternatively, described additional barrier region can have the impurity concentration that is higher than described dark district.Have described additional barrier region than high impurity concentration can be connected to described dark district or with described dark differentiation every.
Above-mentioned semiconductor device allows to increase minority carrier concentration in main portion and in pn junction boundary face place between distinguishing deeply and the main portion.In this way, in main portion, in very wide scope, increase minority carrier concentration, thereby increase the minority carrier concentration between the electrode pair.As a result, can reduce the connection voltage of semiconductor device.
Preferably be positioned on the path of carrier flow warp to described barrier region of small part and the described additional barrier region of part.
Also preferred a plurality of barrier regions are formed in the described mesozone.Described barrier region can be distributed in the described mesozone.Shape or position for described barrier region have no particular limits.For example, they can with the mode of local with electrode pair between the vertical face of direction in.They also can be positioned at the mesozone in the mode of spatial dispersion.
Preferred described barrier region contacts with described intensive part.Typically, described barrier region can form along the knot face of described intensive part and described main portion.Alternatively, it can form in described intensive part.
In this case, minority carrier is more effectively assembled in the barrier region.Minority carrier concentration in the mesozone increases, thereby the connection voltage of semiconductor device reduces.
The film thickness in preferred described top district is less than the film thickness of described barrier region.
Forming the barrier region allows the connection voltage of semiconductor device to reduce.This point itself should be welcome.Yet when reducing connection voltage, the saturation current of semiconductor device increases simultaneously, is easy to impaired problem thereby semiconductor device occurs.
In the process of cause of this problem of research, the inventor determines that the increase of saturation current causes the series resistance of semiconductor device, and the characteristic in influence top district greatly.That is to say that if the top district has the ability of bigger supply majority carrier, after minority carrier was assembled so, a large amount of majority carriers injected from the top district in the mesozone.Thereby saturation current increases, and semiconductor device is damaged.As a result, inventor's discovery, suitably the ability of inhibition top district supply majority carrier can prevent the damage to semiconductor device.Typically, have little volume, can suppress to push up the ability that the district supplies with majority carrier by making the top district.This is the impurity that has low concentration in the top district by making, or by making it have that little film thickness or width realize.
In addition, the ability that the ability of preferably described top district being supplied with majority carrier is set at minority carrier is assembled in described barrier region is associated.This is because as mentioned above, if the aggregate amount of minority carrier in the increase mesozone is connected voltage so and reduced, on the other hand, semiconductor device is damaged easily.If the film thickness in top district, can prevent so that the saturation current of semiconductor device from increasing less than the film thickness of described barrier region, thereby prevent damage to semiconductor device.In addition, by the impurity concentration in the district of adjustment top or its volume etc., can obtain same operating effect.
Semiconductor device of the present invention allows to assemble minority carrier in the mesozone.When the minority carrier concentration in the mesozone increased, the connection voltage of semiconductor device reduced.
Description of drawings
Fig. 1 shows the sectional view of major part of the semiconductor device 1 of first embodiment;
Fig. 2 shows the sectional view of major part of the semiconductor device 2 of second embodiment;
Fig. 3 shows the sectional view of major part of the semiconductor device 3 of the 3rd embodiment;
Fig. 4 shows the sectional view of major part of semiconductor device 4 of the distortion of the 3rd embodiment;
Fig. 5 shows the sectional view of major part of the semiconductor device 5 of the 4th embodiment;
Fig. 6 shows the sectional view of major part of the semiconductor device 6 of the 5th embodiment;
Fig. 7 shows the sectional view of major part of the semiconductor device 7 of the 6th embodiment;
Fig. 8 shows the sectional view of major part of the semiconductor device 8 of the 7th embodiment;
Fig. 9 shows the oblique view of major part of the semiconductor device 8 of the 7th embodiment;
Figure 10 shows the distribution of the hole between emitter electrode and the collector electrode;
Figure 11 shows the sectional view of major part of the semiconductor device 9 of the 8th embodiment;
Figure 12 shows the sectional view of major part of the semiconductor device 10 of the 9th embodiment;
Figure 13 shows the sectional view of major part of the semiconductor device 11 of the tenth embodiment;
Figure 14 shows the sectional view of major part of the semiconductor device 12 of the 11 embodiment;
Figure 15 shows the sectional view of major part of the semiconductor device 13 of the 12 embodiment;
Figure 16 shows the sectional view of major part of the semiconductor device 14 of the 13 embodiment; And
Figure 17 shows the sectional view of the major part of the semiconductor device 15 with conventional structure.
Embodiment
The key character of embodiment will be listed.
(first feature)
The semiconductor device of first feature is a kind of IGBT, comprising:
Emitter electrode;
The top district (emitter) of second conduction type is connected to emitter electrode;
The dark district (drift region) of second conduction type;
The mesozone of first conduction type (tagma and body contact zone) is connected to emitter electrode, and wherein the part mesozone isolates top district (emitter) and dark district (drift region);
The collector area of first conduction type is connected to dark district (drift region) and collector electrode;
Gate electrode, in the face of described part mesozone, wherein said part mesozone isolates top district (emitter) and dark district (drift region) by insulating barrier; And
The barrier region is formed in mesozone (tagma and body contact zone) and/or the top district (emitter).
First conduction type can be the P conduction type, and second conduction type can be the N conduction type.Alternatively, first conduction type can be the N conduction type, and second conduction type can be the P conduction type.
(second feature)
The semiconductor device of second feature is a kind of MOSFET, comprising:
Source electrode;
The top district (source electrode) of second conduction type is connected to source electrode;
The dark district (drift region) of second conduction type;
The mesozone of first conduction type (tagma and body contact zone) is connected to source electrode, and wherein the part mesozone isolates top district (source electrode) and dark district (drift region);
The drain region of second conduction type is connected to dark district (drift region) and drain electrode;
Gate electrode, in the face of described part mesozone, wherein said part mesozone isolates top district (source electrode) and dark district (drift region) by insulating barrier; And
The barrier region is formed in mesozone (tagma and body contact zone) and/or the top district (source electrode).
Similarly, first conduction type can be the P conduction type, and second conduction type can be the N conduction type.Alternatively, first conduction type can be the N conduction type, and second conduction type can be the P conduction type.
(the 3rd feature)
In IGBT or MOSFET, the mesozone comprises intensive part that is directly connected to electrode and the main portion that is connected to electrode by intensive part.The boundary vicinity of first barrier region between intensive part and main portion forms.The boundary vicinity of additional barrier region between main portion and dark district forms.
(the 4th feature)
In IGBT or MOSFET, form first barrier region by semi-conducting material with second conduction type.
(the 5th feature)
In IGBT or MOSFET, first barrier region is not connected with dark district with electrode.
(the 6th feature)
In IGBT or MOSFET, additional barrier region has the impurity concentration that is higher than dark district.
(the 7th feature)
In IGBT or MOS, additional barrier region has second conduction type, and with separate deeply from.
Describe embodiment below with reference to the accompanying drawings in detail.
(first embodiment)
Fig. 1 shows the sectional view of major part of the semiconductor device 1 of first embodiment.Semiconductor device 1 has the trench-gate 32 that is used to turn on and off the electric current that flows between emitter electrode E and collector electrode C.
Semiconductor device 1 has emitter region 36 and body contact zone 34, and wherein emitter region 36 comprises n
+Type impurity also contacts with emitter electrode E, and body contact zone 34 comprises p
+Type impurity also contacts with same emitter electrode E.Semiconductor device 1 has tagma 28, and this tagma 28 comprises p
-Type impurity, and enclosure body contact zone 34 and emitter region 36.Comprise n
-The drift region 26 of type impurity is formed on 28 belows, tagma, and contacts with tagma 28.By tagma 28, drift region 26 isolates with body contact zone 34 and emitter region 36.Comprise n
+The buffering area 24 of type impurity is formed on 26 belows, drift region, and contacts with drift region 26.Comprise p
+The collector area 22 of type impurity is formed on buffering area 24 belows.Collector area 22 is connected with the collector electrode C that is made of aluminium etc.
Channel shaped becomes through emitter region 36 and tagma 28, and extends to drift region 26.Polysilicon is provided in groove, thereby forms trench-gate electrode 32.Trench-gate electrode 32 is faced tagma 28 by gate insulator 33.
In tagma 28, form (floating) semiconductor region 40 of floating that comprises n type impurity.This semiconductor region 40 of floating contacts with body contact zone 34.Float semiconductor region and emitter electrode E isolates, and also isolates with drift region 26.The electromotive force of semiconductor region 40 floated is not fixed on particular value, but according to the potential change of neighbouring part.This is called floats.
The impurity concentration of preferred each semiconductor region is as follows: collector area 22 is 1 * 10
18～1 * 10
20Cm
-3In the scope, buffering area 24 is 1 * 10
15～1 * 10
18Cm
-3In the scope, drift region 26 is 1 * 10
13～1 * 10
15Cm
-3In the scope, tagma 28 is 1 * 10
15～1 * 10
18Cm
-3In the scope, body contact zone 34 is 1 * 10
18～1 * 10
20Cm
-3In the scope, emitter region 36 is 1 * 10
18～1 * 10
20Cm
-3In the scope.Impurity concentration for the semiconductor region 40 of floating has no particular limits, but preferably 1 * 10
15～1 * 10
18Cm
-3In the scope.If it is in this scope, minority carrier is assembled easily so.
Semiconductor device 1 shown in Fig. 1 comprises electrode E, pushes up district's 36 (emitter regions), distinguishes 26 (drift regions), intensive part 34 (body contact zone) and main portion 28 (tagma) deeply.Intensive part 34 has identical conduction type and common voltage with main portion 28, can be collectively referred to as the mesozone.Part mesozone 28 isolates top district's 36 (emitter regions) and 26 (drift regions), dark district.Semiconductor device 1 also comprises trench-gate 32, and this trench-gate 32 is faced part mesozone 28 by insulating barrier 33.Semiconductor device 1 also comprises barrier region (semiconductor region 40 of floating).
Next, will the operation of semiconductor device under the on-state 1 be described.
When emitter electrode E ground connection, collector electrode C and trench-gate 32 are applied positive voltage, also the partial inversion in the face of trench-gate 32 is the n type in tagma 28, forms raceway groove.Electronic carrier is injected into drift region 26 by this raceway groove that is reversed to the n type from emitter region 36.The electronic carrier that has been injected in the drift region 26 flows to collector electrode C in this drift region 26, and accumulates in the buffering area 24.When electronic carrier was assembled in buffering area 24, the contact potential difference between buffering area 24 and the collector area 22 reduced, and holoe carrier is injected into buffering area 24 and drift region 26 from collector area 22.In this way, electricity takes place and leads modulation in buffering area 24 and drift region 26, thereby realizes the low voltage of connecting.
Be injected into the holoe carrier of drift region and electronic carrier is compound and disappear from collector area 22, or be discharged into emitter electrode E by tagma 28 and body contact zone 34.In the present embodiment, the semiconductor region 40 of floating is positioned at the top of holoe carrier release way.
Form potential barrier at the junction boundary face place of floating between semiconductor region 40 and the tagma 28.Potential barrier stops holoe carrier by semiconductor region 40 the flowing to body contact zone 34 of floating.The semiconductor region 40 of floating forms the barrier region of flowing for holoe carrier.By stoping flowing of holoe carrier, the semiconductor region 40 of floating helps the gathering of holoe carrier in tagma 28.
The semiconductor region 40 of floating of present embodiment so forms, so that it contacts with body contact zone 34, and stop holoe carrier efficiently the flowing of (minority carrier).As a result, holoe carrier is assembled in tagma 28, thereby reduces the connection voltage of semiconductor device 1.
(second embodiment)
Fig. 2 shows the sectional view of major part of the semiconductor device 2 of second embodiment.In addition, the structure identical with the semiconductor device 1 of first embodiment has the identical reference number to its appointment, omits the explanation to it.
The figure shows the semiconductor region 42 of floating that comprises n type impurity.The semiconductor region 42 of floating is isolated with emitter electrode E, also isolates with drift region 26.The electromotive force of semiconductor region 42 floated is not fixed on particular value, but according to the potential change of neighbouring part.
The semiconductor region 42 of floating is positioned at the top of holoe carrier release way, and this release way connects drift region 26 and body contact zone 34.
Form potential barrier at the junction boundary face place of floating between semiconductor region 42 and the tagma 28.Potential barrier stops holoe carrier flowing to body contact zone 34.The semiconductor region 42 of floating forms the barrier region of flowing for holoe carrier.By stoping flowing of holoe carrier, the semiconductor region 42 of floating helps the gathering of holoe carrier in tagma 28.
Present embodiment is characterised in that the film thickness of emitter region 36 (L1) is less than the film thickness (L2) of the semiconductor region 42 of floating.When making that owing to the semiconductor region 42 of floating holoe carrier is assembled in tagma 28, electronic carrier is fed into tagma 28 from emitter region 36, thereby the connection voltage of semiconductor device 2 reduces.Yet if electronic carrier is excessive from the supply capacity of emitter region 36, saturation current can increase, thereby is easy to take place the damage to semiconductor device.To distinguish included impurity level relevant with this for the ability of supplying with electronic carriers from emitter region 36.Therefore, can by embodiment as make impurity concentration in the emitter region 36 low, make this district have small size, make measures such as emitter region 36 dispersions reduce the supply capacity of electronic carrier.Have lower supply capacity by the electronic carrier that makes emitter region 36, can prevent damage semiconductor device.In addition, preferably set the supply capacity of the electronic carrier of emitter region 36 according to the relation between the ability of aggregation of itself and holoe carrier, wherein the ability of aggregation of holoe carrier is caused by the semiconductor region 42 of floating.For example, preferably the supply capacity of the electronic carrier by reducing the emitter region 36 relevant with the increase of the ability of aggregation of the holoe carrier of the semiconductor region 42 of floating prevents the damage to semiconductor device 2.
In the present embodiment, be set at film thickness (L2), adjust the ability of aggregation of holoe carrier and the supply capacity of electronic carrier less than the semiconductor region 42 of floating by film thickness (L1) with emitter region 36.By forming, connect the voltage reduction, and can prevent damage semiconductor device 2 with these key elements in the co-relation.
As mentioned above, can adjust the supply capacity of the congregational rate and the electronic carrier of holoe carrier.For example, by volume or the change impurity concentration wherein that changes emitter region 36, can adjust the supply capacity of the congregational rate and the electronic carrier of holoe carrier.
(the 3rd embodiment)
Fig. 3 shows the sectional view of major part of the semiconductor device 3 of the 3rd embodiment.
45 is the semiconductor regions of floating among the figure.The semiconductor region 45 of floating is positioned at the release way top of holoe carrier, and this release way connects drift region 26 and body contact zone 34.
47 also is the semiconductor region of floating among the figure.The semiconductor region 47 of floating is characterised in that to form with gate insulator 33 and contacts.
And the semiconductor region 47 of floating has also been realized the thyristor operation.When semiconductor device 3 is connected, holoe carrier nestle up the semiconductor region 47 of floating below tagma 28 in assemble, thereby the electromotive force of the semiconductor region 47 of floating raises.Therefore, the electronic carrier utilization of supplying with from emitter region 36 by the raceway groove that forms along gate insulator 33 semiconductor region 47 of floating is expanded in the mode on plane, and injects to tagma 28 and drift region 26.Thereby the semiconductor region 47 of floating causes the gathering of holoe carrier, and realizes the operation of thyristor.Therefore, connecting voltage reduces greatly.
In addition, in the tagma, form concentrated floating region to realize that the thyristor operation is a technology well known in the prior art.Yet the purpose of this semiconductor region of floating of semiconductor device only is to realize the thyristor operation.Therefore, impurity concentration is adjusted into high.As a result, the situation that excess carriers is assembled takes place, semiconductor device can not turn-off.Comparatively speaking, the semiconductor region 47 of floating of present embodiment causes the gathering of holoe carrier, and utilizes the electromotive force of following this gathering to increase to realize the thyristor operation.Therefore, the semiconductor region 47 of floating need be lower than impurity concentration of the prior art.And for the ease of the thyristor operation, the distance (L3) of preferably floating between semiconductor region 47 and the drift region 26 is short.
In addition, another feature of the semiconductor region 47 of floating is that it does not extend to the entire path of connector contact zone 34 and drift region 26.In other words, in the semiconductor region 47 of floating, form opening 47a.Opening 47a guarantees that holoe carrier has release way.Therefore, when semiconductor device turn-offed, the holoe carrier that accumulates in the tagma 28 can be discharged into body contact zone 34 reliably by opening 47a.Thereby avoid turn-offing the unsteadiness in the semiconductor device process.
Fig. 4 shows the sectional view of major part of semiconductor device 4 of the distortion of the 3rd embodiment.In this distortion, gate electrode 432 is planes.
The figure shows the semiconductor region 447 of floating, it is assembled holoe carrier and realizes the thyristor operation.In this case, the semiconductor region 447 of floating contacts with gate insulator 433, and guarantees the release way of holoe carrier by opening 447a.Therefore, the reduction of voltage and stable operation have been realized connecting.
(the 4th embodiment)
Fig. 5 shows the sectional view of major part of the semiconductor device 5 of the 4th embodiment.
Present embodiment is characterised in that, forms the anti-degating region 52 of p type between emitter region 36 and tagma 28.Should have the impurity concentration that is higher than tagma 28 by anti-degating region 52.The anti-degating region 52 of part contacts with body contact zone 34.
The anti-degating region 52 that forms suppressed holoe carrier from the tagma 28 flowing to emitter region 36.Anti-degating region 52 forms the barrier region of flowing for holoe carrier.By stoping flowing of holoe carrier, anti-degating region 52 helps the gathering of holoe carrier in tagma 28.In addition, anti-degating region 52 has suppressed the release of the holoe carrier of gathering in tagma 28 to emitter region 36.
Along the contact-making surface of anti-degating region 52 with body contact zone 34, holoe carrier is released to body contact zone 34.The anti-degating region 52 that provides allows the connection voltage of semiconductor device to reduce.For relatively, can consider not provide the situation of anti-degating region 52.If by reducing impurity concentration in the tagma 28 increases the minority carrier of assembling in tagma 28 concentration, so since the minority carrier of assembling to the flowing of emitter region 36, latch-up phenomenon takes place, thereby damages semiconductor device.When connecting the voltage reduction, this latch-up phenomenon is easy to take place.
By forming the anti-degating region 52 of present embodiment, can reduce connection voltage, can prevent latch-up phenomenon simultaneously.Because prevented latch-up phenomenon, the impurity concentration in the tagma 28 can fully reduce, therefore the holoe carrier that can assemble higher concentration in tagma 28.The connection voltage of semiconductor device can reduce.
(the 5th embodiment)
Fig. 6 shows the sectional view of major part of the semiconductor device 6 of the 5th embodiment.
The 54th, the p type is prevented degating region.Should surround emitter region 36 by anti-degating region 54.In addition, anti-degating region 54 directly is connected with emitter electrode E.Therefore, holoe carrier is released to emitter electrode E by anti-degating region 54.
N N-type semiconductor N district 48 forms and surrounds anti-degating region 54.Holoe carrier is assembled in this n N-type semiconductor N district 48.Therefore, the connection voltage of semiconductor device 6 reduces.
In the present embodiment, p
-Type tagma 28 is positioned at n N-type semiconductor N district 48 and n
-Between the type drift region 26.As a result, when semiconductor device 6 has turn-offed, be suppressed layer (depressed layer) apace from this two-layer extension.Therefore, can realize turn-off speed fast.
(the 6th embodiment)
Fig. 7 shows the sectional view of major part of the semiconductor device 7 of the 6th embodiment.In the present embodiment, in order to assemble holoe carrier, utilize the insulating barrier 62 and the semiconductor region 49 of floating simultaneously.The insulating barrier 62 and the semiconductor region 49 of floating form the barrier region of flowing for holoe carrier.By stoping flowing of holoe carrier, the insulating barrier 62 and the semiconductor region 49 of floating help the gathering of holoe carrier in tagma 28.
Insulating barrier 62 be positioned at body contact zone 34 under so that cross-section holoe carrier from the drift region 26 release way to body contact zone 34.As a result, extremely effective when assembling holoe carrier.
Present embodiment is characterised in that, by utilizing the insulating barrier 62 and the semiconductor region 49 of floating simultaneously, can realize such semiconductor device, wherein assemble holoe carrier, reduction is to the obstruction of electronic carrier, and when semiconductor device turn-offed, holoe carrier was released in the mode of equilibrium.Can easily realize having the semiconductor device of the feature of these hope.
(the 7th embodiment)
Fig. 8 shows the sectional view of major part of the semiconductor device 8 of the 7th embodiment.In the present embodiment, the semiconductor region of assembling holoe carrier forms multilayer, thereby further increases the concentration of holoe carrier in the tagma 28.
Near the pn junction boundary face between body contact zone 34 and the tagma 28, form n
+The type first semiconductor region 40b that floats.In addition, the edge surface between drift region 26 and tagma 28 forms n
+Type is concentrated (concentrated) semiconductor region 40a.It has the impurity concentration that is higher than drift region 26.
Preferably in concentrating semiconductor region 40a the impurity concentration of semiconductor region 1 * 10
15～1 * 10
17Cm
-3In the scope, float the impurity concentration of semiconductor region among the semiconductor region 40b 1 * 10 first
15～1 * 10
18Cm
-3In the scope.
This first float semiconductor region 40b and n
+Type concentrates semiconductor region 40a to form the barrier region of flowing for holoe carrier.By stoping flowing of holoe carrier, first float semiconductor region 40b and the n
+Type concentrates semiconductor region 40a to help the gathering of holoe carrier in tagma 28 and drift region 26.
Fig. 9 shows the oblique view of the major part of semiconductor device 8.
Concentrate semiconductor region 40a and the first semiconductor region 40b that floats not form extension whole tagma 28 in, but be formed on the below of emitter region 34 in the mode of local.Contact with for paper, being positioned at inner body contact zone 36 in first tagma 28 of floating below the semiconductor region 40b, and tagma 28 remains on identical electromotive force with body contact zone 36.In this case, when semiconductor device 8 had turn-offed, the holoe carrier that accumulates in the tagma 28 can discharge to the outside apace, thereby improves switching speed.
Replace this structure, first tagma 28 of floating semiconductor region 40b below can all be in floating state in entire chip.That is to say that it can be separated with body contact zone 36.In this case, accumulate in the tagma 28 of holoe carrier in the chip,, flow in the body contact zone 36 through the first semiconductor region 40b that floats from being in floating state.That is to say, be suppressed layer and extend to tagma 28, so tagma 28 suppressed fast, thereby improved switching speed from first float semiconductor region 40b and the concentrated semiconductor region 40a.
And, preferably as in semiconductor device 8, concentrate semiconductor region 40a and the first semiconductor region 40b that floats to be positioned near the below of the body contact zone 36 the emitter region 34.The holoe carrier that is discharged into emitter electrode E attracted to from emitter region 34 injected electrons charge carriers.Therefore, they trend towards being easy to discharging to emitter electrode E near emitter region 34 body contact zones 36.Form to concentrate semiconductor region 40a and the first semiconductor region 40b that floats to mean that barrier region 40a and 40b are positioned at above the path of holoe carrier below near the emitter region 34 the body contact zone 36.In these positions, form to concentrate semiconductor region 40a and the first semiconductor region 40b that floats to mean that holoe carrier can assemble effectively in tagma 28 and drift region 26.
And, can in tagma 28, form and concentrate semiconductor region 40a.If form in tagma 28 and concentrate semiconductor region 40a, it will have the electromotive force of floating so.Concentrate semiconductor region 40a to trend towards not dropping in the electric field, thereby can realize high-breakdown-voltage.
Next, will the operation of semiconductor device under the on-state 8 be described.
When emitter electrode E ground connection, collector electrode C and trench-gate 32 are applied positive voltage.The part tagma 28 of facing trench-gate 32 is reversed to the n type, forms raceway groove.Thereby electronic carrier is injected into drift region 26 by this raceway groove of counter-rotating from emitter region 34.The electronic carrier that is injected into drift region 26 is to the collector electrode C of drift region 26 side flow, and accumulates in the buffering area 24.When electronic carrier was assembled in buffering area 24, the contact potential difference between buffering area 24 and the collector area 22 reduced, and holoe carrier is injected into buffering area 24 and drift region 26 from collector area 22.In this way, electricity takes place and leads modulation in buffering area 24 and drift region 26, thereby reduces the connection voltage of semiconductor device.
From collector area 22 injected holes charge carriers and electronic carrier is compound and disappear, or be discharged into emitter electrode E by tagma 28 and body contact zone 34.Fig. 8 has schematically shown the holoe carrier that is released to emitter electrode E.
The potential barrier that forms in the junction boundary face of concentrating between semiconductor region 40a and the drift region 26 helps the gathering of holoe carrier in drift region 26.Form potential barrier at the first junction boundary face place of floating between semiconductor region 40b and the tagma 28.Through concentrating junction boundary face potential barrier between semiconductor region 40a and the drift region 26 and the holoe carrier that flows in the tagma 28 to assemble in this tagma 28, wherein this tagma 28 is near the first junction boundary face of floating between semiconductor region 40b and the tagma 28.Holoe carrier through this junction boundary face potential barrier is released to emitter electrode E.
Figure 10 shows the CONCENTRATION DISTRIBUTION of the holoe carrier between emitter electrode and the collector electrode, this is corresponding to the X-X line among Fig. 8, from body contact zone 34, through first float semiconductor region 40b, tagma 28, concentrate semiconductor region 40a, drift region 26, buffering area 24, up to collector area 22.
The top of figure is emitter electrode E, and the bottom of figure is collector electrode C, and corresponding to each regional label on the left side of figure.Trunnion axis is represented the concentration of holoe carrier, and wherein hole increases to the left.
In addition, curve 12 is the emitter electrode of semiconductor device 8 of the 7th embodiment and the hole between the collector electrode among Figure 10, curve 11 is hole of conventional structure (corresponding to situation that wherein only form to concentrate semiconductor region 40a), and curve 10 is wherein not form first hole of floating under semiconductor region 40b and the concentrated semiconductor region 40a situation.
At first, observe the situation shown in the curve 10, wherein do not form first float semiconductor region 40b and the concentrated semiconductor region 40a, 28 extremely reduce with the concentration of the pn junction boundary face place holoe carrier of drift region 26 in the tagma.In addition, clearly, the concentration of holoe carrier keeps lower in whole tagma 28.And clearly, to emitter region 36 sides, the hole in the drift region 26 reduces from collector area 22 sides.
Under the situation of the curve 11 that shows conventional structure, 28 have formed concentrated semiconductor region (corresponding to 40a) with the junction boundary face place of drift region 26 in the tagma.Therefore, be higher than hole in the curve 10 in the concentration of this junction boundary face place holoe carrier.Yet clearly, the concentration of holoe carrier keeps lower in whole tagma 28.Therefore, in conventional structure, potential barrier that the semiconductor region (corresponding to 40a) that process is formed by the junction boundary face place between tagma 28 and drift region 26 forms and the holoe carrier that flows in the tagma 28 are released to emitter electrode immediately.In addition, in conventional structure, to emitter region 36 sides, the concentration of the holoe carrier in the drift region 26 reduces from collector area 22 sides.
When the situation shown in the curve 12 of the semiconductor device 8 of observing the 7th embodiment, by more clearly, the hole maintenance is higher in whole tagma 28.In addition, compare with conventional structure, in drift region 26, the reduction of the holoe carrier that 36 side concentration reduce from collector area 22 sides to emitter region is slower.Therefore, along the whole distance between emitter electrode and the collector electrode, has the concentration of higher holoe carrier.Because this point, the connection voltage of semiconductor device 8 is lower than the connection voltage of conventional structure.
When the semiconductor device 8 of the 7th embodiment turn-offs, be suppressed layer and expand to tagma 28 from concentrating semiconductor region 40a and the first semiconductor region 40b that floats.Therefore, compare, can suppress zone wideer in the tagma 28 with the situation of the semiconductor device that only has concentrated semiconductor region 40a (being equivalent to conventional structure).Therefore, can realize being higher than the puncture voltage of conventional structure.In addition, in conventional structure,, be necessary the impurity concentration in further increase and the corresponding zone of concentrated semiconductor region 40a if more effectively assemble holoe carrier.If do like this, exist electric field can not remain on the problem of concentrating the pn junction boundary face place between semiconductor region and the tagma, thereby puncture voltage worsen.In the semiconductor device 8 of the 7th embodiment, do not need to increase impurity concentration.Therefore, electric field can not concentrated.
And when semiconductor device turn-offed, the expansion that is suppressed layer was accompanied by holoe carrier and is released to emitter electrode at short notice.Turn-off time is shorter than conventional structure, has therefore improved switching speed.
(the 8th embodiment)
The semiconductor device 9 of the 8th embodiment shown in Figure 11 is the semiconductor device 8 corresponding situations with the 7th embodiment, has wherein increased by the second semiconductor region 40c that floats to tagma 28.Second floats semiconductor region 40c formation for the mobile barrier region of holoe carrier.By stoping flowing of holoe carrier, the second semiconductor region 40c that floats helps the gathering of holoe carrier in tagma 28.
Increase by the second semiconductor region 40c that floats and mean that the hole that can make in the tagma 28 is higher than the hole in the semiconductor device 8 of the 7th embodiment.The connection voltage of semiconductor device 9 can further reduce.And when turn-offing semiconductor device 9, the second semiconductor region 40c that floats also has the effect that suppresses tagma 28, thereby has increased puncture voltage, has reduced the turn-off time.
(the 9th embodiment)
The semiconductor device 10 of the 9th embodiment shown in Figure 12 is wherein to concentrate semiconductor region 41a and the semiconductor region of floating (41b, 41c) situation about not contacting with the gate insulator 33 of trench-gate electrode 32.
Form potential barrier at the junction boundary face place that concentrates semiconductor region 41a and drift region 26.(41b, 41c) the junction boundary face place with tagma 28 also forms potential barrier at the semiconductor region of floating.These potential barriers stop holoe carrier flowing to body contact zone 34.(41b 41c) forms the barrier region of flowing for holoe carrier to concentrate the semiconductor region 41a and the semiconductor region of floating.By stoping flowing of holoe carrier, (41b 41c) helps the gathering of holoe carrier in drift region 26 and tagma 28 to concentrate the semiconductor region 41a and the semiconductor region of floating.
Even concentrate the semiconductor region 41a and the semiconductor region (41b that floats, 41c) do not contact with the gate insulator 33 of trench-gate electrode 32, but near the junction boundary face in body contact zone 34 and tagma 28, formed semiconductor region 41b, near the junction boundary face of tagma 28 and drift region 26, formed semiconductor region 41a.Therefore, the connection voltage of semiconductor device 10 can reduce.Second float semiconductor region 41c also can spatial dispersion in tagma 28.
(the tenth embodiment)
The semiconductor device 11 of the tenth embodiment shown in Figure 13 is the situations that wherein form so-called super knot (super-junction) structure in drift region 26.This super-junction structure comprises n type cylinder 25 that comprises n type impurity and the p type cylinder that comprises type impurity.It extends on the direction between emitter electrode and the collector electrode, and n type cylinder 25 and p type cylinder be combined in emitter electrode and collector electrode between the vertical face of direction in alternately repeat.Therefore n type cylinder 25 in the semiconductor device 11 and p type cylinder 23 are thin plate (sheet) shape, and when from the cross-section plane vertical with the direction between emitter electrode and the collector electrode, they form strip.
First float semiconductor region 40b and the n that in this semiconductor device 11, provides
+Type concentrates semiconductor region 40a to form the barrier region of flowing for holoe carrier.By stoping flowing of holoe carrier, first float semiconductor region 40b and the n
+Type concentrates semiconductor region 40a to help the gathering of holoe carrier in tagma 28 and drift region 26.Therefore, the concentration of holoe carrier increases in the tagma 28, thereby the connection voltage of semiconductor device reduces.In addition, can reduce the connection voltage of drift region 26, and increase its puncture voltage by super-junction structure.
Super-junction structure can form like this, so that n type cylinder 25 and p type cylinder 23 extend on the direction between emitter electrode and the collector electrode, and n type cylinder 25 and p type cylinder be combined in emitter electrode and collector electrode between the vertical face of direction in alternately repeat.For example, if n type cylinder 25 and p type cylinder are lamellar, extend in one direction n type subregion and p type subregion so.If n type cylinder 25 and p type cylinder 23 have rectangular cylinder shape cross section, each cylinder of location allows to obtain such super-junction structure in staggered (zigzag) lattice shape so, and wherein each cylinder repeats on both direction.If n type cylinder 25 and p type cylinder 23 have the regular hexagon cross section, do not have the compartment of terrain so betwixt and locate the such super-junction structure of these cylinders permission acquisitions, wherein each cylinder repeats on three directions.Alternatively, can obtain such super-junction structure by the following method, wherein n type cylinder 25 and p type cylinder 23 with two electrodes between the vertical face of direction in alternately repeat: the p type cylinder 23 with rectangular cylinder shaped cross repeats on both direction, is located at interval between these p type cylinders 23 in the n type cylinder 25 that extends on the plane; The p type cylinder 23 that perhaps has the regular hexagon cross section repeats on three directions, is arranged in the n type cylinder 25 that extend on the plane between these p type cylinders 23 with interval.
(the 11 embodiment)
The semiconductor device 12 of the 11 embodiment shown in Figure 14 is the distortion with the tenth embodiment of super-junction structure.In this distortion, p
- Type floating region 27 is spatial dispersion in drift region 26.
In the super-junction structure of drift region 26, identical with the tenth embodiment, n type cylinder 25 and p type cylinder 26 with emitter electrode and collector electrode between the vertical face of direction in alternately repeat.In addition, p type floating region 27 can disperse as space in the 11 embodiment.By super-junction structure, the connection voltage of drift region 26 reduces, and its puncture voltage increases.
(the 12 embodiment)
The semiconductor device 13 of the 12 embodiment shown in Figure 15 does not have the drift region.Almost whole semiconductor region is corresponding with tagma 128.A plurality of semiconductor regions 143 of floating are formed in the tagma 128, so that be formed between emitter electrode and the collector electrode.Form trench-gate electrode 132 from emitter electrode E side to collector electrode C side.
In a plurality of semiconductor regions 143 of floating each and the junction boundary face place in tagma 128 form potential barrier.These potential barriers have stoped holoe carrier flowing to body contact zone 134.The semiconductor region 143 of floating forms the barrier region of flowing for holoe carrier.By stoping flowing of holoe carrier, the semiconductor region 143 of floating helps the gathering of holoe carrier in tagma 128.
When semiconductor device 13 was in on-state, electronic carrier was injected into buffering area 124 by the inversion layer that forms along trench-gate electrode 132 from emitter region 136.Advance to emitter electrode by tagma 128 from collector area 122 injected holes charge carriers.Yet the effect of the semiconductor region 143 of floating in assembling the holoe carrier process means that hole increases in tagma 128.Therefore, the connection voltage of semiconductor device 13 reduces.
And, when semiconductor device 13 is in off state, is suppressed layer and extends from the pn junction boundary face of floating between semiconductor region 143 and the tagma 128.As a result, the broader area in tagma 128 is suppressed.Semiconductor device 13 has been realized high-breakdown-voltage.In addition, this inhibition means that the holoe carrier that accumulates in the tagma 128 is distributed to emitter electrode fast.Therefore, semiconductor device 13 is characterised in that and has the short turn-off time.
(the 13 embodiment)
In the semiconductor device 14 of the 13 embodiment shown in Figure 16, gate electrode 232 is planes.In this case, semiconductor region (244b 244a) is formed near the junction boundary face in body contact zone 234 and tagma 228, and near the junction boundary face of tagma 228 and drift region 226.Junction boundary face place in semiconductor region 244a and 244b and tagma 228 forms potential barrier.These potential barriers stop holoe carrier flowing to body contact zone 234. Semiconductor region 244a and 244b form the barrier region of flowing for holoe carrier.By stoping flowing of holoe carrier, semiconductor region 244a and 244b help the gathering of holoe carrier in tagma 228.Therefore, can increase the concentration of holoe carrier in the tagma 228, thereby the connection voltage of semiconductor device 14 reduces.
The foregoing description only shows possibilities more of the present invention, does not limit its claim.The technology of Ti Chuing comprises the various changes and modifications to the foregoing description in the claims.
For example, the trench-gate electrode can be the deep trench type that extends to the below, drift region.
In addition, with reference to the IGBT semiconductor device above embodiment has been described.Yet, adopt different device (thyristor, bipolar transistor, power MOSFET etc.) also can obtain similar result.
In addition, disclosed skill element can be used in combination separately or with all types of in this specification or accompanying drawing, is not limited to the combination that proposes in claims when submitting the application to.In addition, disclosed technology can be used for realizing simultaneously a plurality of purposes or realize one of these purposes in this specification or accompanying drawing.
Claims (14)
1. semiconductor device comprises:
Electrode;
The top district of second conduction type is connected to described electrode;
The dark district of described second conduction type;
The mesozone of first conduction type is connected to described electrode, described mesozone make described top district and described separate deeply from;
Gate electrode, by insulating barrier in the face of the described mesozone of part, the described part of described mesozone make described top district and described separate deeply from; And
The barrier region is formed in described mesozone and/or the described top district.
2. according to the semiconductor device of claim 1,
Wherein said mesozone comprises the intensive part that is directly connected to described electrode, and the main portion that is connected to described electrode by described intensive part.
3. according to the semiconductor device of claim 2,
Wherein said top district is an emitter, and described intensive part is the body contact zone, and described main portion is the tagma, and described dark district is the drift region, and described semiconductor device is IGBT.
4. according to any one the semiconductor device in the above claim,
Wherein said barrier region comprises the semiconductor region of described second conduction type, and it is not electrically connected with described electrode and described dark district.
5. according to the semiconductor device of claim 4,
Wherein said barrier region is connected to described insulating barrier, and described barrier region has opening, and by described opening, charge carrier can flow between described intensive part and described dark district.
6. according to any one the semiconductor device in the above claim,
Wherein said barrier region comprises insulator.
7. according to any one the semiconductor device in the above claim,
Wherein said barrier region comprises the semiconductor region of described first conduction type with the impurity concentration that is higher than described main portion, the described semiconductor region that has than high impurity concentration forms along the border between described top district and the described main portion, and is electrically connected to described intensive part.
8. according to any one semiconductor device in the claim 2 to 7,
The boundary vicinity of wherein said barrier region between described intensive part and described main portion forms,
Described semiconductor device also is included in the additional barrier region of described second conduction type of the boundary vicinity formation between described main portion and the described dark district, and described additional barrier region is not electrically connected with described electrode and described dark district.
9. according to any one semiconductor device in the claim 2 to 8,
The boundary vicinity of wherein said barrier region between described intensive part and described main portion forms,
Described semiconductor device also is included in the additional barrier region of described second conduction type of the boundary vicinity formation between described main portion and the described dark district, and described additional barrier region has the impurity concentration that is higher than described dark district.
10. according to Claim 8 or 9 semiconductor device,
Wherein be positioned on the path of carrier flow to described barrier region of small part and the described additional barrier region of part.
11. according to any one semiconductor device in the above claim,
Wherein form a plurality of barrier regions in described mesozone, described barrier region is distributed in the described mesozone.
12. according to the semiconductor device of claim 11,
Wherein barrier layer and intermediate layer is a plurality of to stacked.
13. according to any one semiconductor device in the above claim,
Wherein said barrier region is connected to described intensive part.
14. according to any one semiconductor device in the above claim,
The thickness in wherein said top district is less than the thickness of described barrier region.
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2003427768 | 2003-12-24 | ||
| JP427768/2003 | 2003-12-24 | ||
| JP092975/2004 | 2004-03-26 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1890813A true CN1890813A (en) | 2007-01-03 |
| CN100505302C CN100505302C (en) | 2009-06-24 |
Family
ID=37579196
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2004800360764A Expired - Fee Related CN100505302C (en) | 2003-12-24 | 2004-12-03 | Trench gate field effect devices |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100505302C (en) |
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102064191A (en) * | 2010-11-02 | 2011-05-18 | 浙江大学 | Insulated gate bipolar transistor (IGBT) |
| CN102184870A (en) * | 2011-05-06 | 2011-09-14 | 上海宏力半导体制造有限公司 | UMOS (U-groove-metal-oxide-silicon) transistor and forming method thereof |
| CN102623492A (en) * | 2012-04-06 | 2012-08-01 | 电子科技大学 | MOS (Metal Oxide Semiconductor) field control thyristor |
| CN103413825A (en) * | 2013-08-09 | 2013-11-27 | 上海北车永电电子科技有限公司 | Flat type insulated gate bipolar transistor and manufacturing method thereof |
| CN103579296A (en) * | 2012-08-06 | 2014-02-12 | 三垦电气株式会社 | Semiconductor device and manufacturing method thereof |
| TWI462294B (en) * | 2010-09-21 | 2014-11-21 | Toshiba Kk | Semiconductor element and manufacturing method thereof |
| CN104347689A (en) * | 2013-07-31 | 2015-02-11 | 万国半导体股份有限公司 | Dual trench-gate IGBT structure |
| US9013005B2 (en) | 2010-09-21 | 2015-04-21 | Kabushiki Kaisha Toshiba | Semiconductor device and method for manufacturing same |
| CN104681604A (en) * | 2013-11-27 | 2015-06-03 | 英飞凌科技股份有限公司 | Semiconductor device and insulated gate bipolar transistor with barrier regions |
| CN109219888A (en) * | 2016-12-08 | 2019-01-15 | 富士电机株式会社 | Semiconductor device |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110416305B (en) * | 2019-06-27 | 2021-01-08 | 南京芯舟科技有限公司 | Cellular structure and semiconductor device using same |
-
2004
- 2004-12-03 CN CNB2004800360764A patent/CN100505302C/en not_active Expired - Fee Related
Cited By (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI462294B (en) * | 2010-09-21 | 2014-11-21 | Toshiba Kk | Semiconductor element and manufacturing method thereof |
| US9013005B2 (en) | 2010-09-21 | 2015-04-21 | Kabushiki Kaisha Toshiba | Semiconductor device and method for manufacturing same |
| CN102064191A (en) * | 2010-11-02 | 2011-05-18 | 浙江大学 | Insulated gate bipolar transistor (IGBT) |
| CN102184870B (en) * | 2011-05-06 | 2016-02-03 | 上海华虹宏力半导体制造有限公司 | Umos transistor and forming method thereof |
| CN102184870A (en) * | 2011-05-06 | 2011-09-14 | 上海宏力半导体制造有限公司 | UMOS (U-groove-metal-oxide-silicon) transistor and forming method thereof |
| CN102623492A (en) * | 2012-04-06 | 2012-08-01 | 电子科技大学 | MOS (Metal Oxide Semiconductor) field control thyristor |
| CN103579296A (en) * | 2012-08-06 | 2014-02-12 | 三垦电气株式会社 | Semiconductor device and manufacturing method thereof |
| CN103579296B (en) * | 2012-08-06 | 2016-09-07 | 三垦电气株式会社 | Semiconductor device and manufacture method thereof |
| CN104347689B (en) * | 2013-07-31 | 2017-06-16 | 万国半导体股份有限公司 | Double trench-gate igbt structures |
| CN104347689A (en) * | 2013-07-31 | 2015-02-11 | 万国半导体股份有限公司 | Dual trench-gate IGBT structure |
| CN103413825B (en) * | 2013-08-09 | 2016-05-11 | 上海北车永电电子科技有限公司 | Plane insulated gate bipolar transistor and manufacture method thereof |
| CN103413825A (en) * | 2013-08-09 | 2013-11-27 | 上海北车永电电子科技有限公司 | Flat type insulated gate bipolar transistor and manufacturing method thereof |
| CN104681604A (en) * | 2013-11-27 | 2015-06-03 | 英飞凌科技股份有限公司 | Semiconductor device and insulated gate bipolar transistor with barrier regions |
| CN110061050A (en) * | 2013-11-27 | 2019-07-26 | 英飞凌科技股份有限公司 | Semiconductor devices and insulated gate bipolar transistor with barrier region |
| CN110061050B (en) * | 2013-11-27 | 2022-07-26 | 英飞凌科技股份有限公司 | Semiconductor device and insulated gate bipolar transistor with barrier region |
| CN109219888A (en) * | 2016-12-08 | 2019-01-15 | 富士电机株式会社 | Semiconductor device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100505302C (en) | 2009-06-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1950947A (en) | Semiconductor device | |
| CN1262019C (en) | Semiconductor device | |
| CN1228858C (en) | Electric semiconductor device | |
| CN1280914C (en) | Semiconductor device and manufacturing method thereof | |
| CN1265467C (en) | Semiconductor device | |
| CN1181548C (en) | Circuit for protection against static electricity, and semiconductor integrated circuit using same | |
| CN1227744C (en) | Bipolar MOSFET device | |
| CN1309093C (en) | Semiconductor device | |
| CN1262016C (en) | Semiconductor device and method for mfg. same | |
| CN1303689C (en) | Semiconductor device | |
| CN1649168A (en) | Semiconductor device | |
| CN1639875A (en) | Power semiconductor device | |
| CN1691351A (en) | Dielectric isolation type semiconductor device | |
| CN1304180A (en) | Power semiconductor device | |
| CN1591902A (en) | Insulated gate transistor and inverter circuit | |
| CN1812127A (en) | Vertical trench gate transistor semiconductor device and method for fabricating the same | |
| CN101057336A (en) | Semiconductor devices and method of manufacturing them | |
| CN1967868A (en) | Semiconductor device and method of manufacturing the same | |
| CN1237619C (en) | Semiconductor device | |
| CN1694265A (en) | Semiconductor device and its manufacturing method | |
| CN1677687A (en) | Semiconductor device manufacturing method thereof | |
| CN1921147A (en) | Nitride semiconductor element | |
| CN1122316C (en) | Vertical type metal insulator semiconductor field effect transistor and method of its production | |
| CN1783495A (en) | Semiconductor device | |
| CN1658398A (en) | Bidirectional device, method of fabricating the same, and semiconductor device incorporating the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20200914 Address after: Aichi Prefecture, Japan Patentee after: DENSO Corp. Address before: Aichi Prefecture, Japan Patentee before: Toyota Motor Corp. |
|
| TR01 | Transfer of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20090624 Termination date: 20211203 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |