CN1858724A - Buffer storaging method and system for multiple users access - Google Patents

Buffer storaging method and system for multiple users access Download PDF

Info

Publication number
CN1858724A
CN1858724A CN 200510101413 CN200510101413A CN1858724A CN 1858724 A CN1858724 A CN 1858724A CN 200510101413 CN200510101413 CN 200510101413 CN 200510101413 A CN200510101413 A CN 200510101413A CN 1858724 A CN1858724 A CN 1858724A
Authority
CN
China
Prior art keywords
user
access
command word
arbitration
cache
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN 200510101413
Other languages
Chinese (zh)
Other versions
CN100437536C (en
Inventor
张留安
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Priority to CNB200510101413XA priority Critical patent/CN100437536C/en
Publication of CN1858724A publication Critical patent/CN1858724A/en
Application granted granted Critical
Publication of CN100437536C publication Critical patent/CN100437536C/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)

Abstract

一种涉及电通信技术的多用户访问缓存方法和系统，采用如下步骤：A)在多用户缓存访问系统中，每个用户将其访问属性和访问缓存的地址写入相应的命令字队列，用户通过所述命令字队列向仲裁器发出仲裁请求，B)仲裁器根据仲裁算法仲裁出用户，向相应端口编号的用户传递仲裁响应信号，C)仲裁器由所述用户的相应命令字队列选择对应的命令字，D)所述的命令字访问缓存控制器；步骤A)中，命令字队列为异步先进先出队列；步骤B)包括如下步骤：B1)仲裁器根据仲裁算法仲裁出用户，B2)仲裁器向缓存控制器发出相应访问请求，缓存控制器向仲裁器发送仲裁响应信号，B3)仲裁响应信号发送至相应端口编号的用户，本发明便于设计且仲裁效率高。A multi-user access cache method and system related to telecommunication technology, adopts the following steps: A) in the multi-user cache access system, each user writes its access attribute and the address of the access cache into the corresponding command word queue, and the user Send an arbitration request to the arbitrator through the command word queue, B) the arbitrator arbitrates the user according to the arbitration algorithm, and transmits an arbitration response signal to the user with the corresponding port number, C) the arbitrator selects the corresponding port from the corresponding command word queue of the user The command word of D), the command word described in D) visits cache controller; In step A), the command word queue is an asynchronous first-in-first-out queue; Step B) comprises the following steps: B1) the arbitrator arbitrates out the user according to the arbitration algorithm, B2 ) the arbiter sends a corresponding access request to the cache controller, the cache controller sends an arbitration response signal to the arbiter, and B3) the arbitration response signal is sent to the user of the corresponding port number. The present invention is easy to design and has high arbitration efficiency.

Description

A kind of multi-user access caching method and system
Technical field
The present invention relates to technical field of telecommunications, relate in particular to a kind of multi-user access caching method and system.
Background technology
For the buffer memory of all size, a plurality of user access are arranged usually, the user can be the data that read in the buffer memory, also can be that data are write buffer memory, perhaps the user supports to read buffer memory simultaneously and data is write two kinds of operations of buffer memory.During the user capture buffer memory, user's clock zone may be identical with the clock zone of buffer memory, also may be inequality.
In the ordinary course of things, the access cache system comprises cache controller and moderator, cache controller is used for the cache interface control section, and the cache interface control section is mainly finished and converted the unique user access interface to meet buffer memory read-write sequence, is used for the direct control buffer memory.Moderator is used for the user and arbitrates control section, and the user arbitrates control section and mainly finishes arbitration to a plurality of user applies access cache, the sequential of output unique user access interface.
Access cache system architecture synoptic diagram as shown in Figure 1 comprises moderator 1 and cache controller 2, and this just at Synchronization Design, promptly the clock zone of user's clock zone and buffer memory is a synchronized relation, can not be used for multiuser asynchronous access cache.
If the clock zone of user's clock zone and buffer memory is an asynchronous relationship, generally, as shown in Figure 2, the user is converted to user's request for arbitration the clock zone of buffer memory in advance by asynchronous conversion; Perhaps, the different user's that may exist in moderator inside clock zone is transformed into the clock zone at buffer memory place.
This technical scheme has following shortcoming:
I) conversion of these clock zones will specifically be considered according to the situation of reality usually, handles the relation that need consider each user's clock and cache controller clock when asynchronous, requires highly for the specific aim of user and buffer memory, and design is got up cumbersome.
II) especially under the many situations of user, can make the asynchronous realization of processing extremely complicated, also cause easily makeing mistakes, design lacks versatility.
III) because each user's asynchronous access buffer memory all will carry out asynchronous conversion, expense when carrying out asynchronous the conversion can exert an influence to the efficient of arbitration, the not good efficient of access cache that also can cause of the Interface design of access controller reduces, thereby influence the access bandwidth of buffer memory, therefore, this design also can influence the arbitration efficient of moderator.
Summary of the invention
The object of the present invention is to provide a kind of be convenient to design and arbitrate efficient high multi-user access caching method and system, design trouble when solving in the prior art for multiuser asynchronous conversion, the shortage versatility is arbitrated inefficient problem.
Multi-user access caching method among the present invention adopts following steps:
A) in multi-user's cache access system, each user writes corresponding command word formation with the address of its access attribute and access cache, and the user sends requests for arbitration by described command word formation to moderator;
B) moderator is arbitrated out the user according to arbitration algorithm, and the user who numbers to the corresponding port transmits the arbitration response signal;
C) moderator is selected corresponding command word by the corresponding command word formation of described user;
D) described command word access cache controller.
Described steps A) in, described command word formation is asynchronous fifo queue.
Described step B) in, described moderator adopts fair arbitration or weight arbitration algorithm to arbitrate out the user.
Described step B) comprises the steps:
B1) moderator is arbitrated out the user according to arbitration algorithm;
B2) moderator sends corresponding request of access to cache controller, and cache controller sends the arbitration response signal to moderator;
B3) the arbitration response signal is sent to the user of corresponding port numbering.
Described step B) in, moderator is arbitrated out the user according to arbitration algorithm, and directly sends the arbitration response signal to the user of corresponding port numbering.
Described step D) comprises the steps:
D1) described command word writes a visit order word formation;
D2) formation of described visit order word sends corresponding buffer address and cache request to cache controller;
D3) cache controller sends the cache responses signal to the formation of visit order word, relevant command word access cache controller.
Described step D1) also comprises the steps: before
Described moderator sends write signal to the formation of visit order word.
This multiuser asynchronous access cache system, comprise moderator and cache controller, also comprise command word formation, write the address of user's access attribute and access cache in the described command word formation, and send requests for arbitration to moderator corresponding to each user; Described moderator is finished user's arbitration according to arbitration algorithm, and the user of decision corresponding port numbering selects corresponding command word; Described cache controller is accepted user's command word visit.
This system also comprises a visit order word formation, and the formation of described visit order word writes selected user's command word, and formation of described visit order word and cache controller are confirmed the command word of access cache alternately by signal.
Described moderator comprises arbitration modules, multiple connection module and Demultiplexing module, and wherein, described arbitration modules is used for user's arbitration, and sends request of access or send the arbitration response signal to Demultiplexing module to cache controller; Described Demultiplexing module receives the arbitration response signal from cache controller or arbitration modules, according to the user's who arbitrates out port numbering transmission arbitration response signal; Described multiple connection module sends command word according to the command word in the command word formation of the user's who arbitrates out port numbering selection relative users to cache controller or the formation of visit order word.
Beneficial effect of the present invention is: in the present invention, each user writes corresponding command word formation with the address of its access attribute and access cache, send requests for arbitration by the command word formation to moderator, moderator is arbitrated out the user according to arbitration algorithm, user to the corresponding port numbering transmits the arbitration response signal, moderator is selected corresponding command word by the corresponding command word formation of described user, command word access cache controller, like this, the user capture moderator at first arrives the command word formation by the write command word, user's the clock zone and the clock zone of moderator are isolated, in asynchronous process of the present invention, just need not consider user's clock zone, reduced design factor, be convenient to system design, simultaneously, make the present invention not have specific aim to user's clock zone, that is to say, concerning the user, the use of command word formation has been equivalent to provide a kind of general command word issue inlet, make the present invention have versatility, by having the command word formation of certain depth, can make moderator obtain high efficiency arbitration process as much as possible, improve the arbitration efficient of moderator, therefore, the present invention can realize the cache access of a plurality of user ports easily, support user's the synchronous and asynchronous access of buffer memory simultaneously, and guarantee the arbitration efficient of moderator.
In the present invention, moderator is by writing a command word into the formation of a visit order word, thereby guarantees that the access cache controller reaches the highest efficient, effectively utilizes the utilized bandwidth of buffer memory.
Description of drawings
Fig. 1 is the prior art systems structural representation;
Fig. 2 is the prior art systems structural representation;
Fig. 3 is the embodiment of the invention 1 a system architecture synoptic diagram;
Fig. 4 is a basic controlling flow process synoptic diagram of the present invention;
Fig. 5 is the embodiment of the invention 1 a concrete control flow synoptic diagram;
Fig. 6 is the embodiment of the invention 2 system architecture synoptic diagram;
Fig. 7 is the embodiment of the invention 2 concrete control flow synoptic diagram.
Embodiment
With embodiment the present invention is described in further detail with reference to the accompanying drawings below:
Embodiment 1:
According to Fig. 3, multi-user's cache access of the present invention system comprises moderator 1, cache controller 2 and corresponding to each user's command word formation CMD_FF, command word formation CMD_FF is asynchronous fifo fifo formation.
As shown in Figure 3, moderator 1 is finished user's arbitration according to arbitration algorithm, and the user of decision corresponding port numbering selects corresponding command word; Write the address of user's access attribute and access cache among the command word formation CMD_FF, and send requests for arbitration to moderator; Cache controller 2 is accepted user's command word visit.
As shown in Figure 3, moderator 1 comprises arbitration modules 11, multiple connection module 13 and Demultiplexing module 12, wherein, arbitration modules 11 is used for user's arbitration, and to cache controller 2 transmission arbitration request signal Req, the arbitration response signal Ack that Demultiplexing module 12 receives from cache controller 2, port numbering transmission arbitration response signal Ack according to the user who arbitrates out, multiple connection module 13 sends command words according to the command word among the command word formation CMD_FF of the user's who arbitrates out port numbering selection relative users to cache controller 2.
As shown in Figure 3 and Figure 4, basic controlling flow process of the present invention is as follows:
A) each user writes corresponding command word formation CMD_FF with the address of its access attribute and access cache, and the user sends requests for arbitration by command word formation CMD_FF to moderator 1.
B) moderator 1 is arbitrated out the user according to arbitration algorithm, transmits arbitration response signal Ack to the user of corresponding port numbering, and here, moderator 1 can adopt fair arbitration algorithm or weight arbitration algorithm to arbitrate out the user.
C) moderator 1 is selected corresponding command word by the corresponding command word formation CMD_FF of this user;
D) selecteed command word access cache controller 2.
As Fig. 3 and shown in Figure 5, the concrete control flow of present embodiment is as follows:
A. each user writes corresponding command word formation CMD_FF with the address Addr of its access attribute R/W and access cache, access attribute is for reading R or writing W, as shown in Figure 3, user A, B, C send arbitration request signal ReqA, ReqB, ReqC by command word formation CMD_FF to moderator 1 respectively.
B. arbitration modules 11 adopts fair arbitration algorithm or weight arbitration algorithm to arbitrate out the user.
C. arbitration modules 11 is sent corresponding arbitration request signal Req to cache controller 2, and the Demultiplexing module 12 of cache controller 2 in moderator 1 sends arbitration response signal Ack.
D. Demultiplexing module 12 will be arbitrated the user that response signal Ack is sent to the corresponding port numbering, promptly return AckA, AckB or AckC to the user.
E. the multiple connection module 13 in the moderator 1 is selected corresponding command word by the corresponding command word formation CMD_FF of selected user.
F. multiple connection module 13 is sent to cache controller 2 with selecteed command word, this command word access cache controller 2.
Embodiment 2:
According to Fig. 6, multi-user's cache access of the present invention system comprises moderator 1, cache controller 2, corresponding to each user's a command word formation CMD_FF and a visit order word formation AC_CMD_FF.
As shown in Figure 6, moderator 1 is finished user's arbitration according to arbitration algorithm, and the user of decision corresponding port numbering selects corresponding command word; Write the address of user's access attribute and access cache among the command word formation CMD_FF, and send requests for arbitration to moderator; Cache controller 2 is accepted user's command word visit, command word formation CMD_FF is asynchronous fifo fifo formation, visit order word formation AC_CMD_FF writes selected user's command word, and described visit order word formation AC_CMD_FF and cache controller 2 are confirmed the command word of access cache alternately by signal.
As shown in Figure 6, moderator 1 comprises arbitration modules 11, multiple connection module 13 and Demultiplexing module 12, wherein, arbitration modules 11 is used for user's arbitration, and to Demultiplexing module 12 transmission arbitration response signal Ack, the arbitration response signal Ack that Demultiplexing module 12 receives from arbitration modules 11, port numbering transmission arbitration response signal Ack according to the user who arbitrates out, multiple connection module 13 sends command word according to the command word in the command word formation of the user's who arbitrates out port numbering selection relative users to visit order word formation AC_CMD_FF.
As shown in Figure 6 and Figure 7, the concrete control flow of present embodiment is as follows:
1. each user writes corresponding command word formation CMD_FF with the address Addr of its access attribute R/W and access cache, access attribute is for reading R or writing W, as shown in Figure 6, user A, B, C send arbitration request signal ReqA, ReqB, ReqC by command word formation CMD_FF to moderator 1 respectively.
2. arbitration modules 11 adopts fair arbitration algorithm or weight arbitration algorithm to arbitrate out the user.
3. arbitration modules 11 sends arbitration response signal Ack to Demultiplexing module 12.
4. Demultiplexing module 12 will be arbitrated the user that response signal Ack is sent to the corresponding port numbering, promptly return AckA, AckB or AckC to the user.
5. the multiple connection module 13 in the moderator 1 is selected corresponding command word by the corresponding command word formation CMD_FF of selected user.
6. arbitration modules 11 sends write signal Wen to visit order word formation AC_CMD_FF.
7. multiple connection module 13 is with selecteed command word write-access command word formation AC_CMD_FF.
8. visit order word formation AC_CMD_FF sends corresponding buffer address Buffer_Addr and cache request Buffer_Req to cache controller 2.
9. cache controller 2 sends corresponding cache responses signal Buffer_Ack to visit order word formation AC_CMD_FF.
10. Xiang Guan command word access cache controller 2.
In the present invention, be equally applicable to multi-user's buffer memory synchronization of access in the various embodiments described above, and, command word formation CMD_FF also can be synchronous fifo fifo formation, can support user's buffer memory synchronization of access, its control flow and the above are same or similar, repeat no more herein.

Claims (10)

1.一种多用户访问缓存方法，其特征在于：它采用如下步骤：1. A multi-user access cache method is characterized in that: it adopts the following steps: A)在多用户缓存访问系统中，每个用户将其访问属性和访问缓存的地址写入相应的命令字队列，用户通过所述命令字队列向仲裁器发出仲裁请求；A) in the multi-user cache access system, each user writes its access attribute and the address of the access cache into the corresponding command word queue, and the user sends an arbitration request to the arbitrator through the command word queue; B)仲裁器根据仲裁算法仲裁出用户，向相应端口编号的用户传递仲裁响应信号；B) The arbitrator arbitrates out users according to the arbitration algorithm, and transmits an arbitration response signal to the user with the corresponding port number; C)仲裁器由所述用户的相应命令字队列选择对应的命令字；C) the arbitrator selects the corresponding command word from the corresponding command word queue of the user; D)所述的命令字访问缓存控制器。D) The command word access cache controller. 2.根据权利要求1所述的多用户访问缓存方法，其特征在于：所述的步骤A)中，所述的命令字队列为异步先进先出队列。2. The multi-user access cache method according to claim 1, characterized in that: in the step A), the command word queue is an asynchronous first-in-first-out queue. 3.根据权利要求1所述的多用户访问缓存方法，其特征在于：所述的步骤B)中，所述的仲裁器采用公平或权重仲裁算法仲裁出用户。3. The multi-user access cache method according to claim 1, characterized in that: in the step B), the arbitrator uses a fair or weighted arbitration algorithm to arbitrate out the users. 4.根据权利要求1-3中任意一项所述的多用户访问缓存方法，其特征在于：所述的步骤B)包括如下步骤：4. according to the multi-user access cache method described in any one of claim 1-3, it is characterized in that: described step B) comprises the steps: B1)仲裁器根据仲裁算法仲裁出用户；B1) The arbitrator arbitrates the user according to the arbitration algorithm; B2)仲裁器向缓存控制器发出相应访问请求，缓存控制器向仲裁器发送仲裁响应信号；B2) The arbiter sends a corresponding access request to the cache controller, and the cache controller sends an arbitration response signal to the arbiter; B3)裁响应信号发送至相应端口编号的用户。B3) The tailoring response signal is sent to the user with the corresponding port number. 5.根据权利要求1-3中任意一项所述的多用户访问缓存方法，其特征在于：所述的步骤B)中，仲裁器根据仲裁算法仲裁出用户，并向相应端口编号的用户直接发送仲裁响应信号。5. According to the multi-user access cache method described in any one of claims 1-3, it is characterized in that: in the described step B), the arbitrator arbitrates out the user according to the arbitration algorithm, and directs the user to the corresponding port number Send an arbitration response signal. 6.根据权利要求1-3中任意一项所述的多用户访问缓存方法，其特征在于：所述的步骤D)包括如下步骤：6. according to the multi-user access cache method described in any one of claim 1-3, it is characterized in that: described step D) comprises the steps: D1)所述的命令字写入一访问命令字队列；D1) described command word is written into an access command word queue; D2)所述访问命令字队列向缓存控制器发送相应的缓存地址和缓存请求；D2) The access command word queue sends the corresponding cache address and cache request to the cache controller; D3)缓存控制器向访问命令字队列发出缓存响应信号，相关的命令字访问缓存控制器。D3) The cache controller sends a cache response signal to the access command word queue, and the relevant command words access the cache controller. 7.根据权利要求6所述的多用户访问缓存方法，其特征在于：所述的步骤D1)之前还包括如下步骤：7. The multi-user access cache method according to claim 6, characterized in that: the step D1) also includes the following steps before: 所述的仲裁器向访问命令字队列发送写信号。The arbiter sends a write signal to the access command word queue. 8.一种多用户访问缓存系统，包括仲裁器和缓存控制器，其特征在于：8. A multi-user access cache system, comprising an arbiter and a cache controller, characterized in that: 还包括对应于各个用户的命令字队列，所述的命令字队列中写入有用户访问属性和访问缓存的地址，并向仲裁器发出仲裁请求；It also includes a command word queue corresponding to each user, the user access attribute and the address of the access cache are written in the command word queue, and an arbitration request is sent to the arbitrator; 所述的仲裁器根据仲裁算法完成用户仲裁，决定相应端口编号的用户，选择对应的命令字；The arbitrator completes the user arbitration according to the arbitration algorithm, determines the user of the corresponding port number, and selects the corresponding command word; 所述的缓存控制器接受用户的命令字访问。The cache controller accepts user's command word access. 9.根据权利要求8所述的多用户访问缓存系统，其特征在于：还包括一访问命令字队列，所述的访问命令字队列写入有被选中的用户的命令字，所述的访问命令字队列与缓存控制器通过信号交互确认访问缓存的命令字。9. The multi-user access cache system according to claim 8, characterized in that: it also includes an access command word queue, and the access command word queue is written with the command word of the selected user, and the access command The word queue and the cache controller confirm the command word for accessing the cache through signal interaction. 10.根据权利要求9所述的多用户访问缓存系统，其特征在于：所述的仲裁器包括仲裁模块、复接模块和分接模块，其中，10. The multi-user access cache system according to claim 9, wherein the arbitrator includes an arbitration module, a multiplexing module and a demultiplexing module, wherein, 所述的仲裁模块用于用户仲裁，以及向缓存控制器发送访问请求或向分接模块发送仲裁响应信号；The arbitration module is used for user arbitration, and sends an access request to the cache controller or sends an arbitration response signal to the tapping module; 所述的分接模块接收发自缓存控制器或仲裁模块的仲裁响应信号，根据仲裁出的用户的端口编号传递仲裁响应信号；The tapping module receives the arbitration response signal sent from the buffer controller or the arbitration module, and transmits the arbitration response signal according to the port number of the arbitrated user; 所述的复接模块根据仲裁出的用户的端口编号选择相应用户的命令字队列中的命令字，向缓存控制器或访问命令字队列发送命令字。The multiplexing module selects the command word in the command word queue of the corresponding user according to the port number of the arbitrated user, and sends the command word to the cache controller or the access command word queue.
CNB200510101413XA 2005-11-12 2005-11-12 Buffer storaging method and system for multiple users access Active CN100437536C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB200510101413XA CN100437536C (en) 2005-11-12 2005-11-12 Buffer storaging method and system for multiple users access

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB200510101413XA CN100437536C (en) 2005-11-12 2005-11-12 Buffer storaging method and system for multiple users access

Publications (2)

Publication Number Publication Date
CN1858724A true CN1858724A (en) 2006-11-08
CN100437536C CN100437536C (en) 2008-11-26

Family

ID=37297633

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB200510101413XA Active CN100437536C (en) 2005-11-12 2005-11-12 Buffer storaging method and system for multiple users access

Country Status (1)

Country Link
CN (1) CN100437536C (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101587461B (en) * 2008-05-20 2012-03-07 上海奇码数字信息有限公司 Memory access dispatching device, dispatching method and memory access control system
WO2012129878A1 (en) * 2011-04-01 2012-10-04 中兴通讯股份有限公司 Method and system for on-chip interconnection bus arbitration
CN103543954A (en) * 2012-07-16 2014-01-29 中兴通讯股份有限公司 Data storage management method and device

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6601173B1 (en) * 1999-07-06 2003-07-29 Avaya Technology Corp. Multi-user internet access and security system
US20020156900A1 (en) * 2001-03-30 2002-10-24 Brian Marquette Protocol independent control module
CN1318971C (en) * 2003-11-18 2007-05-30 神达电脑股份有限公司 Method for Improving Overall Working Efficiency of Data Storage Device in Multi-tasking Operation Environment

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101587461B (en) * 2008-05-20 2012-03-07 上海奇码数字信息有限公司 Memory access dispatching device, dispatching method and memory access control system
WO2012129878A1 (en) * 2011-04-01 2012-10-04 中兴通讯股份有限公司 Method and system for on-chip interconnection bus arbitration
CN103543954A (en) * 2012-07-16 2014-01-29 中兴通讯股份有限公司 Data storage management method and device
CN103543954B (en) * 2012-07-16 2018-03-23 深圳市中兴微电子技术有限公司 A kind of data storage and management method and device

Also Published As

Publication number Publication date
CN100437536C (en) 2008-11-26

Similar Documents

Publication Publication Date Title
CN1179283C (en) Data communication method and data communication hub
TWI328169B (en) Memory micro-tiling speculative returns
CN104407997B (en) NAND Flash Single-Channel Synchronous Controller with Instruction Dynamic Scheduling
CN1252605C (en) Method and apparatus for reordering multiple data access instructions
CN1098527A (en) Exterior part is interconnected to be the direct memory access (DMA) logic support of computer system based
CN1530819A (en) Buffer chip and driving method for one or multiple memory
CN1337628A (en) Bus system
CN1337630A (en) Data transfering system with overlap read-write operation and extendable address pipeline
CN1694085A (en) Internal bus system
CN1945522A (en) Synchronizer for multi-rate input data and method thereof
CN101740102A (en) Multichannel flash memory chip array structure and writing and reading method thereof
CN101069391A (en) Streaming Storage Controller
CN101038574A (en) Bus arbitration device
CN1199120C (en) Device of multiple processors having shared memory
TWI335517B (en) Method of requests access and scheduling and related apparatus thereof
CN1684055A (en) Device and method for interrupt source signal distribution
CN1159656C (en) Arbiter and its bus system
CN1477532A (en) Control chip on-chip storage device and its storage method
CN1858724A (en) Buffer storaging method and system for multiple users access
CN1658176A (en) Method and device for data communication
CN1278249C (en) Memory control for multiple read requests
EP1669851A3 (en) Data processing system, access control method, and access control device
JP5911548B1 (en) Apparatus, method, and computer program for scheduling access request to shared memory
US6560664B1 (en) Method and apparatus for translation lookaside buffers to access a common hardware page walker
CN1818893A (en) LPC bus interface sequential conversion and converter of peripheral apparatus

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant