CN1858724A - Buffer storaging method and system for multiple users access - Google Patents
Buffer storaging method and system for multiple users access Download PDFInfo
- Publication number
- CN1858724A CN1858724A CN 200510101413 CN200510101413A CN1858724A CN 1858724 A CN1858724 A CN 1858724A CN 200510101413 CN200510101413 CN 200510101413 CN 200510101413 A CN200510101413 A CN 200510101413A CN 1858724 A CN1858724 A CN 1858724A
- Authority
- CN
- China
- Prior art keywords
- user
- arbitration
- access
- command word
- moderator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Abstract
This invention relates to a buffer-storing method and a system for multi-user access including the following steps: A, in a multi-user buffer-storage access system, each user writes its access attribute and accessed address into a related cw queue, the user sends an arbitration request to an arbitrator by said cw queue, B, the arbitrator arbitrates out a user based on an arbitration algorithm to transmit an arbitration response signal to the related numbered user, C, the arbitrator selects corresponding cw from the related cw queue of the user, D, said cw accesses the buffer storage controller, in step A, the cw queue is the asynchronous fifo queue, step B includes the following steps: B1, the arbitrator arbitrates out a user based on an arbitration algorithm, B2, the arbitrator sends a related access request to the buffer storage controller, which sends an arbitration response signal to the arbitrator, B3, the signal is sent to a related port numbered user.
Description
Technical field
The present invention relates to technical field of telecommunications, relate in particular to a kind of multi-user access caching method and system.
Background technology
For the buffer memory of all size, a plurality of user access are arranged usually, the user can be the data that read in the buffer memory, also can be that data are write buffer memory, perhaps the user supports to read buffer memory simultaneously and data is write two kinds of operations of buffer memory.During the user capture buffer memory, user's clock zone may be identical with the clock zone of buffer memory, also may be inequality.
In the ordinary course of things, the access cache system comprises cache controller and moderator, cache controller is used for the cache interface control section, and the cache interface control section is mainly finished and converted the unique user access interface to meet buffer memory read-write sequence, is used for the direct control buffer memory.Moderator is used for the user and arbitrates control section, and the user arbitrates control section and mainly finishes arbitration to a plurality of user applies access cache, the sequential of output unique user access interface.
Access cache system architecture synoptic diagram as shown in Figure 1 comprises moderator 1 and cache controller 2, and this just at Synchronization Design, promptly the clock zone of user's clock zone and buffer memory is a synchronized relation, can not be used for multiuser asynchronous access cache.
If the clock zone of user's clock zone and buffer memory is an asynchronous relationship, generally, as shown in Figure 2, the user is converted to user's request for arbitration the clock zone of buffer memory in advance by asynchronous conversion; Perhaps, the different user's that may exist in moderator inside clock zone is transformed into the clock zone at buffer memory place.
This technical scheme has following shortcoming:
I) conversion of these clock zones will specifically be considered according to the situation of reality usually, handles the relation that need consider each user's clock and cache controller clock when asynchronous, requires highly for the specific aim of user and buffer memory, and design is got up cumbersome.
II) especially under the many situations of user, can make the asynchronous realization of processing extremely complicated, also cause easily makeing mistakes, design lacks versatility.
III) because each user's asynchronous access buffer memory all will carry out asynchronous conversion, expense when carrying out asynchronous the conversion can exert an influence to the efficient of arbitration, the not good efficient of access cache that also can cause of the Interface design of access controller reduces, thereby influence the access bandwidth of buffer memory, therefore, this design also can influence the arbitration efficient of moderator.
Summary of the invention
The object of the present invention is to provide a kind of be convenient to design and arbitrate efficient high multi-user access caching method and system, design trouble when solving in the prior art for multiuser asynchronous conversion, the shortage versatility is arbitrated inefficient problem.
Multi-user access caching method among the present invention adopts following steps:
A) in multi-user's cache access system, each user writes corresponding command word formation with the address of its access attribute and access cache, and the user sends requests for arbitration by described command word formation to moderator;
B) moderator is arbitrated out the user according to arbitration algorithm, and the user who numbers to the corresponding port transmits the arbitration response signal;
C) moderator is selected corresponding command word by the corresponding command word formation of described user;
D) described command word access cache controller.
Described steps A) in, described command word formation is asynchronous fifo queue.
Described step B) in, described moderator adopts fair arbitration or weight arbitration algorithm to arbitrate out the user.
Described step B) comprises the steps:
B1) moderator is arbitrated out the user according to arbitration algorithm;
B2) moderator sends corresponding request of access to cache controller, and cache controller sends the arbitration response signal to moderator;
B3) the arbitration response signal is sent to the user of corresponding port numbering.
Described step B) in, moderator is arbitrated out the user according to arbitration algorithm, and directly sends the arbitration response signal to the user of corresponding port numbering.
Described step D) comprises the steps:
D1) described command word writes a visit order word formation;
D2) formation of described visit order word sends corresponding buffer address and cache request to cache controller;
D3) cache controller sends the cache responses signal to the formation of visit order word, relevant command word access cache controller.
Described step D1) also comprises the steps: before
Described moderator sends write signal to the formation of visit order word.
This multiuser asynchronous access cache system, comprise moderator and cache controller, also comprise command word formation, write the address of user's access attribute and access cache in the described command word formation, and send requests for arbitration to moderator corresponding to each user; Described moderator is finished user's arbitration according to arbitration algorithm, and the user of decision corresponding port numbering selects corresponding command word; Described cache controller is accepted user's command word visit.
This system also comprises a visit order word formation, and the formation of described visit order word writes selected user's command word, and formation of described visit order word and cache controller are confirmed the command word of access cache alternately by signal.
Described moderator comprises arbitration modules, multiple connection module and Demultiplexing module, and wherein, described arbitration modules is used for user's arbitration, and sends request of access or send the arbitration response signal to Demultiplexing module to cache controller; Described Demultiplexing module receives the arbitration response signal from cache controller or arbitration modules, according to the user's who arbitrates out port numbering transmission arbitration response signal; Described multiple connection module sends command word according to the command word in the command word formation of the user's who arbitrates out port numbering selection relative users to cache controller or the formation of visit order word.
Beneficial effect of the present invention is: in the present invention, each user writes corresponding command word formation with the address of its access attribute and access cache, send requests for arbitration by the command word formation to moderator, moderator is arbitrated out the user according to arbitration algorithm, user to the corresponding port numbering transmits the arbitration response signal, moderator is selected corresponding command word by the corresponding command word formation of described user, command word access cache controller, like this, the user capture moderator at first arrives the command word formation by the write command word, user's the clock zone and the clock zone of moderator are isolated, in asynchronous process of the present invention, just need not consider user's clock zone, reduced design factor, be convenient to system design, simultaneously, make the present invention not have specific aim to user's clock zone, that is to say, concerning the user, the use of command word formation has been equivalent to provide a kind of general command word issue inlet, make the present invention have versatility, by having the command word formation of certain depth, can make moderator obtain high efficiency arbitration process as much as possible, improve the arbitration efficient of moderator, therefore, the present invention can realize the cache access of a plurality of user ports easily, support user's the synchronous and asynchronous access of buffer memory simultaneously, and guarantee the arbitration efficient of moderator.
In the present invention, moderator is by writing a command word into the formation of a visit order word, thereby guarantees that the access cache controller reaches the highest efficient, effectively utilizes the utilized bandwidth of buffer memory.
Description of drawings
Fig. 1 is the prior art systems structural representation;
Fig. 2 is the prior art systems structural representation;
Fig. 3 is the embodiment of the invention 1 a system architecture synoptic diagram;
Fig. 4 is a basic controlling flow process synoptic diagram of the present invention;
Fig. 5 is the embodiment of the invention 1 a concrete control flow synoptic diagram;
Fig. 6 is the embodiment of the invention 2 system architecture synoptic diagram;
Fig. 7 is the embodiment of the invention 2 concrete control flow synoptic diagram.
Embodiment
With embodiment the present invention is described in further detail with reference to the accompanying drawings below:
Embodiment 1:
According to Fig. 3, multi-user's cache access of the present invention system comprises moderator 1, cache controller 2 and corresponding to each user's command word formation CMD_FF, command word formation CMD_FF is asynchronous fifo fifo formation.
As shown in Figure 3, moderator 1 is finished user's arbitration according to arbitration algorithm, and the user of decision corresponding port numbering selects corresponding command word; Write the address of user's access attribute and access cache among the command word formation CMD_FF, and send requests for arbitration to moderator; Cache controller 2 is accepted user's command word visit.
As shown in Figure 3, moderator 1 comprises arbitration modules 11, multiple connection module 13 and Demultiplexing module 12, wherein, arbitration modules 11 is used for user's arbitration, and to cache controller 2 transmission arbitration request signal Req, the arbitration response signal Ack that Demultiplexing module 12 receives from cache controller 2, port numbering transmission arbitration response signal Ack according to the user who arbitrates out, multiple connection module 13 sends command words according to the command word among the command word formation CMD_FF of the user's who arbitrates out port numbering selection relative users to cache controller 2.
As shown in Figure 3 and Figure 4, basic controlling flow process of the present invention is as follows:
A) each user writes corresponding command word formation CMD_FF with the address of its access attribute and access cache, and the user sends requests for arbitration by command word formation CMD_FF to moderator 1.
B) moderator 1 is arbitrated out the user according to arbitration algorithm, transmits arbitration response signal Ack to the user of corresponding port numbering, and here, moderator 1 can adopt fair arbitration algorithm or weight arbitration algorithm to arbitrate out the user.
C) moderator 1 is selected corresponding command word by the corresponding command word formation CMD_FF of this user;
D) selecteed command word access cache controller 2.
As Fig. 3 and shown in Figure 5, the concrete control flow of present embodiment is as follows:
A. each user writes corresponding command word formation CMD_FF with the address Addr of its access attribute R/W and access cache, access attribute is for reading R or writing W, as shown in Figure 3, user A, B, C send arbitration request signal ReqA, ReqB, ReqC by command word formation CMD_FF to moderator 1 respectively.
E. the multiple connection module 13 in the moderator 1 is selected corresponding command word by the corresponding command word formation CMD_FF of selected user.
F. multiple connection module 13 is sent to cache controller 2 with selecteed command word, this command word access cache controller 2.
Embodiment 2:
According to Fig. 6, multi-user's cache access of the present invention system comprises moderator 1, cache controller 2, corresponding to each user's a command word formation CMD_FF and a visit order word formation AC_CMD_FF.
As shown in Figure 6, moderator 1 is finished user's arbitration according to arbitration algorithm, and the user of decision corresponding port numbering selects corresponding command word; Write the address of user's access attribute and access cache among the command word formation CMD_FF, and send requests for arbitration to moderator; Cache controller 2 is accepted user's command word visit, command word formation CMD_FF is asynchronous fifo fifo formation, visit order word formation AC_CMD_FF writes selected user's command word, and described visit order word formation AC_CMD_FF and cache controller 2 are confirmed the command word of access cache alternately by signal.
As shown in Figure 6, moderator 1 comprises arbitration modules 11, multiple connection module 13 and Demultiplexing module 12, wherein, arbitration modules 11 is used for user's arbitration, and to Demultiplexing module 12 transmission arbitration response signal Ack, the arbitration response signal Ack that Demultiplexing module 12 receives from arbitration modules 11, port numbering transmission arbitration response signal Ack according to the user who arbitrates out, multiple connection module 13 sends command word according to the command word in the command word formation of the user's who arbitrates out port numbering selection relative users to visit order word formation AC_CMD_FF.
As shown in Figure 6 and Figure 7, the concrete control flow of present embodiment is as follows:
1. each user writes corresponding command word formation CMD_FF with the address Addr of its access attribute R/W and access cache, access attribute is for reading R or writing W, as shown in Figure 6, user A, B, C send arbitration request signal ReqA, ReqB, ReqC by command word formation CMD_FF to moderator 1 respectively.
2. arbitration modules 11 adopts fair arbitration algorithm or weight arbitration algorithm to arbitrate out the user.
3. arbitration modules 11 sends arbitration response signal Ack to Demultiplexing module 12.
4. Demultiplexing module 12 will be arbitrated the user that response signal Ack is sent to the corresponding port numbering, promptly return AckA, AckB or AckC to the user.
5. the multiple connection module 13 in the moderator 1 is selected corresponding command word by the corresponding command word formation CMD_FF of selected user.
6. arbitration modules 11 sends write signal Wen to visit order word formation AC_CMD_FF.
7. multiple connection module 13 is with selecteed command word write-access command word formation AC_CMD_FF.
8. visit order word formation AC_CMD_FF sends corresponding buffer address Buffer_Addr and cache request Buffer_Req to cache controller 2.
9. cache controller 2 sends corresponding cache responses signal Buffer_Ack to visit order word formation AC_CMD_FF.
10. Xiang Guan command word access cache controller 2.
In the present invention, be equally applicable to multi-user's buffer memory synchronization of access in the various embodiments described above, and, command word formation CMD_FF also can be synchronous fifo fifo formation, can support user's buffer memory synchronization of access, its control flow and the above are same or similar, repeat no more herein.
Claims (10)
1. multi-user access caching method, it is characterized in that: it adopts following steps:
A) in multi-user's cache access system, each user writes corresponding command word formation with the address of its access attribute and access cache, and the user sends requests for arbitration by described command word formation to moderator;
B) moderator is arbitrated out the user according to arbitration algorithm, and the user who numbers to the corresponding port transmits the arbitration response signal;
C) moderator is selected corresponding command word by the corresponding command word formation of described user;
D) described command word access cache controller.
2. multi-user access caching method according to claim 1 is characterized in that: described steps A), described command word formation is asynchronous fifo queue.
3. multi-user access caching method according to claim 1 is characterized in that: described step B), described moderator adopts justice or weight arbitration algorithm to arbitrate out the user.
4. according to any described multi-user access caching method among the claim 1-3, it is characterized in that: described step B) comprise the steps:
B1) moderator is arbitrated out the user according to arbitration algorithm;
B2) moderator sends corresponding request of access to cache controller, and cache controller sends the arbitration response signal to moderator;
B3) cut out the user that response signal is sent to the corresponding port numbering.
5. according to any described multi-user access caching method among the claim 1-3, it is characterized in that: described step B), moderator is arbitrated out the user according to arbitration algorithm, and directly sends the arbitration response signal to the user of corresponding port numbering.
6. according to any described multi-user access caching method among the claim 1-3, it is characterized in that: described step D) comprise the steps:
D1) described command word writes a visit order word formation;
D2) formation of described visit order word sends corresponding buffer address and cache request to cache controller;
D3) cache controller sends the cache responses signal to the formation of visit order word, relevant command word access cache controller.
7. multi-user access caching method according to claim 6 is characterized in that: described step D1) also comprise the steps: before
Described moderator sends write signal to the formation of visit order word.
8. a multi-user access caching system comprises moderator and cache controller, it is characterized in that:
Also comprise command word formation, write the address of user's access attribute and access cache in the described command word formation, and send requests for arbitration to moderator corresponding to each user;
Described moderator is finished user's arbitration according to arbitration algorithm, and the user of decision corresponding port numbering selects corresponding command word;
Described cache controller is accepted user's command word visit.
9. multi-user access caching system according to claim 8, it is characterized in that: also comprise a visit order word formation, the formation of described visit order word writes selected user's command word, and formation of described visit order word and cache controller are confirmed the command word of access cache alternately by signal.
10. multi-user access caching system according to claim 9 is characterized in that: described moderator comprises arbitration modules, multiple connection module and Demultiplexing module, wherein,
Described arbitration modules is used for user's arbitration, and sends request of access or send the arbitration response signal to Demultiplexing module to cache controller;
Described Demultiplexing module receives the arbitration response signal from cache controller or arbitration modules, according to the user's who arbitrates out port numbering transmission arbitration response signal;
Described multiple connection module sends command word according to the command word in the command word formation of the user's who arbitrates out port numbering selection relative users to cache controller or the formation of visit order word.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB200510101413XA CN100437536C (en) | 2005-11-12 | 2005-11-12 | Buffer storaging method and system for multiple users access |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB200510101413XA CN100437536C (en) | 2005-11-12 | 2005-11-12 | Buffer storaging method and system for multiple users access |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1858724A true CN1858724A (en) | 2006-11-08 |
| CN100437536C CN100437536C (en) | 2008-11-26 |
Family
ID=37297633
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB200510101413XA Active CN100437536C (en) | 2005-11-12 | 2005-11-12 | Buffer storaging method and system for multiple users access |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100437536C (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101587461B (en) * | 2008-05-20 | 2012-03-07 | 上海奇码数字信息有限公司 | Memory access dispatching device, dispatching method and memory access control system |
| WO2012129878A1 (en) * | 2011-04-01 | 2012-10-04 | 中兴通讯股份有限公司 | Method and system for on-chip interconnection bus arbitration |
| CN103543954A (en) * | 2012-07-16 | 2014-01-29 | 中兴通讯股份有限公司 | Data storage management method and device |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6601173B1 (en) * | 1999-07-06 | 2003-07-29 | Avaya Technology Corp. | Multi-user internet access and security system |
| US20020156900A1 (en) * | 2001-03-30 | 2002-10-24 | Brian Marquette | Protocol independent control module |
| CN1318971C (en) * | 2003-11-18 | 2007-05-30 | 神达电脑股份有限公司 | Method of raising data storage device integrated working efficiency under multitask operating environment |
-
2005
- 2005-11-12 CN CNB200510101413XA patent/CN100437536C/en active Active
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101587461B (en) * | 2008-05-20 | 2012-03-07 | 上海奇码数字信息有限公司 | Memory access dispatching device, dispatching method and memory access control system |
| WO2012129878A1 (en) * | 2011-04-01 | 2012-10-04 | 中兴通讯股份有限公司 | Method and system for on-chip interconnection bus arbitration |
| CN103543954A (en) * | 2012-07-16 | 2014-01-29 | 中兴通讯股份有限公司 | Data storage management method and device |
| CN103543954B (en) * | 2012-07-16 | 2018-03-23 | 深圳市中兴微电子技术有限公司 | A kind of data storage and management method and device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100437536C (en) | 2008-11-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1191531C (en) | Bus system | |
| CN1252605C (en) | Method for rearranging several data access instructions and its device | |
| CN1289998C (en) | Buffer chip and driving method for one or multiple memory | |
| CN1126015C (en) | Direct memory access (DMA) transactions on a low pin count bus | |
| CN1179283C (en) | Transaction scheduling for a bus system | |
| CN1337630A (en) | Data transfering system with overlap read-write operation and extendable address pipeline | |
| CN1991810A (en) | A dma controller with multiple intra-channel software request support | |
| EP1669851A3 (en) | Data processing system, access control method, and access control device | |
| CN1176434A (en) | Processor subsystem for use with universal computer architecture | |
| CN101038574A (en) | Bus arbitration device | |
| CN1794612A (en) | Apparatus and method for transmitting data in a communication system | |
| CN101032085A (en) | Data interleave device | |
| CN102541782A (en) | DRAM (Dynamic Random Access Memory) access control device and DRAM access control method | |
| CN1287296C (en) | System for reducing access actions of cache label array and method thereof | |
| CN1495795A (en) | Semiconductor storage device | |
| CN1858724A (en) | Buffer storaging method and system for multiple users access | |
| CN1302405A (en) | Memory control unit | |
| CN1278249C (en) | Memory control for multiple read requests | |
| CN1159656C (en) | Arbiter and its bus system | |
| CN101420233B (en) | Bit interleaver and interleaving method | |
| CN101046788A (en) | Bus arbitration method | |
| CN1573722A (en) | Bus arbiter and bus arbitrating method | |
| CN1287314A (en) | Multi processers with interface having a shared storage | |
| CN1581125A (en) | Arbitration device and arbitration method thereof | |
| CN1908983A (en) | Method, apparatus and system for accessing poly-dimensional block data in multiple zone memory |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |