CN1851637A - Device and method for generating randow number - Google Patents
Device and method for generating randow number Download PDFInfo
- Publication number
- CN1851637A CN1851637A CN 200610078431 CN200610078431A CN1851637A CN 1851637 A CN1851637 A CN 1851637A CN 200610078431 CN200610078431 CN 200610078431 CN 200610078431 A CN200610078431 A CN 200610078431A CN 1851637 A CN1851637 A CN 1851637A
- Authority
- CN
- China
- Prior art keywords
- signal
- random number
- random
- metastable state
- input ends
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 36
- 230000008676 import Effects 0.000 claims description 3
- 230000006641 stabilisation Effects 0.000 claims description 3
- 238000011105 stabilization Methods 0.000 claims description 3
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 abstract 1
- 230000000087 stabilizing effect Effects 0.000 abstract 1
- 230000006870 function Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 4
- 238000003672 processing method Methods 0.000 description 1
Images
Landscapes
- Logic Circuits (AREA)
Abstract
The present invented method generates metastable state signal through stochastic signal generation circuit, random numbers obtaining circuit obtaining said metastable state signal and stabilizing said metastable state signal to obtain steady random signal, said random signal and outputting random numbers. Compared With current random number generation method, said invention provided device and method is applicable to resource limited embedded system, said indigenous random numbers are completely random number independent of random seed, indigenous random numbers capable of being used as random seed, combined using with software random numbers computation module further generating highly dense random numbers, thereby greatly raising software generative pseudo-random number sequence security. Furthermore, said invention provided generation of random numbers device does not occupy CPU resource, occupying very less hardware resource, with high generation speed only in several clock periods.
Description
Technical field
The present invention relates to the computer data field, be meant the device and method that produces random number especially.
Background technology
Random number has very important purposes in a lot of fields such as encryptions.In the prior art, in embedded system, produce random number and mainly use software algorithm to finish, and realize that with hardware the similar algorithms cost is very big.This class algorithm needs random seed, with generating between the pseudo-random number sequence of specifying the numerical value interval.
Random digit generation method of the prior art has following shortcoming:
1) owing to uses software algorithm need take cpu resource valuable in the embedded system.
2) owing to use software algorithm, need a lot of bar cpu instructions just can finish the calculating of random number.Need the long period just can finish.
3) because the random number algorithm generates is pseudo random number in essence, the special random seed that relies on, if know random seed and algorithm, then can obtain identical random number sequence according to above-mentioned random seed, this shows that the random number that obtains by existing method exists certain security risk.
Summary of the invention
In view of this, the purpose of this invention is to provide advantages of simplicity and high efficiency hardware random number generation device and method, can produce random number rapidly by hardware unit.
Technical scheme provided by the invention is specific as follows:
The invention provides a kind of device that produces random number, comprise random signal generating circuit and random number acquisition cuicuit.
Described random signal generating circuit receives enable signal, produces the metastable state signal when this enable signal is effective, and this metastable state signal is outputed to the random number acquisition cuicuit; Described random number acquisition cuicuit receives described enable signal, obtains the metastable state signal when this enable signal is effective, enters metastable state; When this enable signal is invalid, stop to obtain the metastable state signal, and the metastable state signal that will obtain becomes the random signal of stable state, store and export the random signal of this stable state.
Comprise many input ends logic gates in the described random signal generating circuit, this many input ends logic gates, comprise two or more signal input parts, wherein have at least a signal input part to be in vacant state, another signal input part receives enable signal, when this enable signal is effective, produces the metastable state signal at the signal output part of described many input ends logic gates, and this metastable state signal is outputed to the input end of described random number acquisition cuicuit.
In described many input ends logic gates, comprise one or more logic gates.In described many input ends logic gates, can only comprise input end logic gate more than, this many input ends logic gate has an input end at least in vacant state, another input end receives enable signal, when this enable signal is effective, at the output terminal generation metastable state signal of described many input ends logic gate.Described many input ends logic gate can be many input ends Sheffer stroke gate or many input ends or door.
In the device provided by the invention, comprise storer in the described random number acquisition cuicuit.Described storer receives described metastable state signal when described enable signal is effective; When described enable signal is invalid, stop to receive the metastable state signal, acquired metastable state signal becomes the random signal of stable state, stores and export the random signal of this stable state.
Described storer is register or latchs such as d type flip flop, JK flip-flop, rest-set flip-flop or T trigger.If described storer is a d type flip flop, this d type flip flop is when described enable signal is invalid, further to an input end output feedback signal of described MUX; Described MUX outputs to this feedback signal by its output terminal the input end of d type flip flop.
In the device provided by the invention, also comprise in the described random number acquisition cuicuit: be arranged on the MUX between described many input ends logic gates and the described storer.The input end of described MUX links to each other with the signal output part of described many input ends logic gates; The output terminal of this MUX links to each other with the input end of described storer; The control end of described MUX receives described enable signal, when this enable signal is effective, the input end of MUX obtains the metastable state signal of described many input ends logic gates signal output part, and this metastable state signal is sent to the input end of described storer by the output terminal of this MUX; When this enable signal is invalid, stop to obtain the metastable state signal.
In the device provided by the invention, described random signal generating circuit comprises N many input ends logic gates; Described random number acquisition cuicuit comprises N MUX and N storer.N many input ends logic gates produces N metastable state signal and imports N MUX respectively; N MUX exported to N storer with N metastable state signal respectively; N random signal stored and exported to N storer respectively.Wherein, N is the positive integer more than or equal to 1, and identical with the random number figure place that generates.
In the device provided by the invention, can further include computing module, receive the random signal of described random number acquisition cuicuit output, and this random signal is carried out data processing, export required random number.
The invention provides a kind of method that produces random number, may further comprise the steps:
A, hardware circuit produce the metastable state signal;
The metastable state signal that produces among B, the obtaining step A with its stabilization, obtains random signal and storage, and this random signal is exported as random number.
Described steps A is: a signal input part of many input ends logic gates is placed vacant state, another signal input part input enable signal to this many input ends logic gates, when this enable signal is effective, this many input ends logic gates enters the metastable state state, produces the metastable state signal.
Described step B is: when described enable signal was effective, described metastable state signal was transfused to storer; When described enable signal was invalid, described storer stopped to receive the metastable state signal, and acquired metastable state signal is become the random signal of stable state, stored and export the random signal of this stable state.
Method provided by the invention further comprises: between described many input ends logic gates and described storer MUX is set.Described enable signal is inputed to this MUX simultaneously, and when this enable signal was effective, the input end of MUX obtained the metastable state signal of described many input ends logic gates signal output, and this metastable state signal is sent to described storer; When this enable signal is invalid, stop to obtain described metastable state signal.
In the method provided by the invention, N many input ends logic gates is set produces N metastable state signal, output to N MUX respectively; N MUX exported to N storer with N metastable state signal respectively; N position random number is stored and exported to N storer respectively.Wherein, N is the positive integer more than or equal to 1.
According to method provided by the invention, can also further carry out data processing to the random number of output, export the random number of required figure place.Described random number to output carry out data processing method can for: from the random number of output, select the data of required figure place, export as random number; The described method that the random number of output is carried out data processing also can for: the random number to output is carried out arithmetical operation, with calculated result, exports as random number; Can also further handle with this random number as random seed, obtain random number by software algorithm.
Generation hardware random number apparatus and method provided by the invention, produce the metastable state signal by random signal generating circuit, obtain this metastable state signal by the random number acquisition cuicuit, and with this metastable state signal stabilizationization, obtain the random signal of stable state, store this random signal and export random number.
Comprise many input ends logic gates in the described random signal generating circuit, at least one signal input part of this many input ends logic gates is in vacant state, another input end receives described enable signal, and when this enable signal is effective, at the signal output part generation metastable state signal of circuit.
By apparatus and method provided by the invention, the random number that is generated is the completely random number, do not rely on random seed, and the random number that generates can also be as random seed, be used with software random number computing module, further generate highly dense random number, thereby improve the security of the pseudo-random number sequence of software generation greatly.
In addition, random number generating apparatus provided by the invention do not take cpu resource, and it is few to take hardware resource applicable to resource limited embedded system, and the speed that generates random number is very fast, only needs several clock period.
Description of drawings
Fig. 1 is a hardware random number generation device embodiment synoptic diagram provided by the invention;
Fig. 2 is the embodiment synoptic diagram that produces random number according to method provided by the invention.
Embodiment
Apparatus and method according to generation hardware random number provided by the invention, produce the metastable state signal by random signal generating circuit, obtain this metastable state signal by the random number acquisition cuicuit, and the metastable state signal stabilizationization that will obtain, obtain the random signal of stable state, store this random signal and export random number.
For making the purpose, technical solutions and advantages of the present invention clearer, the present invention is described in further detail below in conjunction with accompanying drawing.
Fig. 1 is a hardware random number generation device embodiment synoptic diagram provided by the invention.As shown in Figure 1, comprise random signal generating circuit 110, random number acquisition cuicuit 120 and computing module 130 in this device.Random signal generating circuit 110 receives enable signal, produces the metastable state signal when this enable signal is effective, and this metastable state signal is outputed to random number acquisition cuicuit 120; Random number acquisition cuicuit 120 receives described enable signal, when this enable signal is effective, obtain this metastable state signal, enter metastable state, when this enable signal is invalid, stop to obtain the metastable state signal, and the metastable state signal that will obtain becomes the random signal of stable state, stores and export the random signal of this stable state.The random signal of described stable state can also can output to computing module 130 directly as random number output, exports random number after treatment.
Comprise many input ends logic gates in the described random signal generating circuit 110, this many input ends logic gates has two signal input parts at least, one of them signal input part is in vacant state, another signal input part receives enable signal, when this enable signal is effective, generation is in the metastable state signal of nondeterministic statement at the signal output part of described many input ends logic gates.
In the present embodiment as shown in Figure 1, comprise two input nand gates 111 in the random signal generating circuit 110, comprise MUX 121 and storer 122 in the random number acquisition cuicuit 120.
Wherein, an input end of two input nand gates 111 is unsettled, and another input end receives enable signal.When needs are gathered random number, described enable signal sends a high level pulse signal, this enable signal is placed effective status, it is high level state, then produce the metastable state signal at two input nand gates, 111 output terminals, this metastable state signal is sent in the MUX 121 by an input end of MUX 121.
The control end of MUX 121 receives enable signal.When this enable signal was in effective status, MUX 121 was obtained the metastable state signal of described two input not gates, 111 output terminals, and this metastable state signal was sent to the input end of storer 122 by its output terminal.
When enable signal becomes the low level disarmed state along with the end of described high level pulse, MUX 121 stops to obtain the metastable state signal, the metastable state signal that has obtained, it is the input end signal of storer 122, also return to steady state (SS) from metastable state, produce the random signal input store 122 of a stable state, and correspondingly obtain the random signal of a stable state at its output terminal.
As shown in Figure 1, the storer 122 in the described random number acquisition cuicuit 120 is a d type flip flop.When described enable signal is in disarmed state, an input end of MUX 121 stops to obtain the metastable state signal of random signal generating circuit 110, and the feedback signal of another input end reception memorizer 122 outputs, and it is outputed to the input end of storer 122, and correspondingly obtain a random signal identical with feedback signal at the output terminal of storer 122.Like this,, make when enable signal is invalid, can obtain the random signal of a stable state at the output terminal of storer 122, and be kept in the described signal feedback circuit, be in effective status up to enable signal next time by the design of above-mentioned signal feedback.
In random number generating apparatus embodiment of the present invention as shown in Figure 1, storer 122 is a d type flip flop.In fact, available storer 122 can also be that JK flip-flop, rest-set flip-flop or T trigger etc. have register or the latch of preserving data function among the present invention, and the described certainly connected mode that is used to preserve the signal feedback circuit of stable random signal also needs to do corresponding change.Because the design of storer feedback circuit is the known technical schemes of those skilled in the art, thereby describes no longer one by one herein.
The device of generation random number provided by the invention, figure place scope of its output random number are by the quantity decision of storer in the quantity of two input nand gates in the random signal generating circuit 110 as shown in Figure 1 and the random number acquisition cuicuit 120.Only express the connection situation of two storeies 122 among Fig. 1, in fact, the connection situation of each storer all is identical.Correspondingly, in the random signal generating circuit 120 as shown in Figure 1, only express the connection situation of two MUX 121, in fact, the connection situation of each MUX 121 all is identical, and MUX 121 links to each other one by one with corresponding memory 122.Equally correspondingly, in the random signal generating circuit 110 as shown in Figure 1, only express the connection situation of input end logic gates 111 more than two, in fact, the connection situation of each many input ends logic gates 111 all is identical, and many input ends logic gates 111 links to each other one by one with corresponding MUX 121.
In device as shown in Figure 1, the quantity of many input ends logic gates generally is to equate with the quantity of MUX and storer.If 1 two input nand gate 111 is only arranged in the random signal generating circuit 110, correspondingly, 1 MUX 121 and 1 storer 122 are also only arranged in the random number acquisition cuicuit 120, then only obtain the random signal of 1 stable state, the random number figure place that obtains is 1.Therefore, if represent that with N is equal to or greater than a positive integer of 1, then in the device provided by the invention as shown in Figure 1, described random signal generating circuit 110 comprises N many input ends logic gates, and described random number acquisition cuicuit comprises N MUX and N storer; Above-mentioned N many input ends logic gates produces N metastable state signal and imports N MUX respectively, N MUX exported to N storer with N metastable state signal respectively, N random signal stored and exported to N storer respectively, and the N position scale-of-two random number that can generate.
In random number generating apparatus embodiment of the present invention as shown in Figure 1, the many input ends logic gates in the described random signal generating circuit 110 has only used two independent input nand gates 111 to produce the metastable state signal.In fact, adopt the logic gate device of other many input ends, can produce the metastable state signal too.For example, can use independent two inputs or a door, with alternative two input nand gates 111 as shown in fig. 1, and make an one input end unsettled, another input end receives enable signal.In this case, when not needing to produce random number, enable signal keeps the disarmed state of high level, closes random number and obtains function; When needs produced random number, enable signal produced a low level pulse, controlled described two inputs or door and produced the metastable state signal at output terminal, and open random number and obtain function.Like this, by similar mode, can obtain random number equally at last.
Further say, can also use the many input ends logic gates that comprises a plurality of logic gates to produce the metastable state signal.Described many input ends logic gates has two signal input parts at least, and one of them signal input part is in vacant state, and another input end receives enable signal, makes the output end signal of this circuit be in metastable state when this enable signal is effective.Different choice and array mode according to logic gate in above-mentioned many input ends logic gates, when needs obtain random number, can correspondingly select to send high level pulse signal or low level pulse signal, make enable signal be in effective status, control described many input ends logic gates and produce the metastable state signal, and open random number and obtain function at output terminal.
Fig. 2 is the embodiment synoptic diagram that produces random number according to method provided by the invention.In the present embodiment, produce the metastable state signal, obtain this metastable state signal by the random number acquisition cuicuit, and, obtain the random signal of stable state, store this random signal and export random number this metastable state signal stabilizationization by random signal generating circuit.
In present embodiment as shown in Figure 2, adopt enable signal, i.e. level pulse signal is controlled the generation of metastable state signal and is obtained.When this enable signal was effective, the control random signal generating circuit produced the metastable state signal, and control random number acquisition cuicuit obtains this metastable state signal; When this enable signal is invalid, stop to obtain its stabilization of metastable state signal that the metastable state signal also will obtain, obtain the random signal of stable state, preserve this random signal and export random number.Concrete steps are as follows:
Step 210 when not needing to produce random number, places disarmed state with enable signal, closes random number and obtains function.
Step 220, when needs produce random number, by the level pulse signal, enable signal is placed effective status, open random number and obtain function, the described enable signal control random signal generating circuit that is in effective status produces the metastable state signal, controls the random number acquisition cuicuit simultaneously and obtains this metastable state signal.
Step 230, the level pulse signal ended, enable signal is in disarmed state, and the random number acquisition cuicuit stops to obtain the metastable state signal, and the metastable state signal stabilizationization of having obtained obtains the random signal of stable state, and preserves this random signal.
Step 240 is handled random information, obtains random number, the output random number.
Producing among the embodiment of random number according to method provided by the invention as shown in Figure 2, described metastable state signal is to produce by the many input ends logic gates in the described random signal generating circuit.This many input ends logic gates has at least a signal input part to be in vacant state, and another signal input part receives enable signal, when this enable signal is effective, produces the metastable state signal at described many input ends logic gates output terminal.Both can only comprise independent many input ends logic gate in this many input ends logic gates,, also can comprise the combination of a plurality of logic gates as many input ends Sheffer stroke gate or many input ends or door.According to the different choice and the array mode of logic gate in above-mentioned many input ends logic gates, it is high level pulse signal or low level pulse signal that the described pulse signal that is used to enable to control can correspondingly be selected.
Producing among the embodiment of random number as shown in Figure 2 according to method provided by the invention, comprise MUX in the described random number acquisition cuicuit, described enable signal is controlled this MUX and is obtained the metastable state signal that described random signal generating circuit produces when effective status, and the control MUX stops to obtain the metastable state signal when disarmed state, and the metastable state signal stabilizationization that will obtain, obtain the random signal of stable state, store this random signal and export random number.
In the random-number generating method as shown in Figure 2, described random signal is relevant with the quantity of above-mentioned many input ends logic gates.Each many input ends logic gates can be used for producing a random signal, if the quantity of many input ends logic gates is 32, then the random signal of the stable state that obtains in the step 230 is 32 scale-of-two random signals.
The present invention can require to obtain required random number according to reality, as obtains the random number in the numerical range of appointment.Therefore, for the random signal described in Fig. 2 step 230, be example to obtain 32 random signals, it is carried out different subsequent treatment, all can obtain random number.Random signal described in step 230, can handle according to following several modes:
1) above-mentioned 32 random signals in fact also can be regarded one 32 scale-of-two random number as, if required be 32 scale-of-two random numbers, then these 32 scale-of-two random numbers in fact do not need further processing, are required random number.
2) according to 32 above-mentioned random signals, can therefrom randomly draw some value according to actual needs, make up as binary code word, obtain initial random number, promptly required random number.
3) according to aforesaid way 1) or 2) in the random number that obtains, it is carried out arithmetical operation, obtain the arithmetic random number, promptly required random number.
4) with above-mentioned 1), 2) or 3) random number that mode obtains, further output in the computed in software module as random seed, and obtain highly dense random number, as required random number output by the random number algorithm in the software.
5) for above-mentioned 2), 3) or 4) shown in mode, can also make up mutually, form the new mode of obtaining random number.
In a word, the above is preferred embodiment of the present invention only, is not to be used to limit protection scope of the present invention.
Claims (21)
1, a kind of device that produces random number is characterized in that: described device comprises random signal generating circuit and random number acquisition cuicuit;
Described random signal generating circuit receives enable signal, produces the metastable state signal when this enable signal is effective, and this metastable state signal is outputed to the random number acquisition cuicuit;
Described random number acquisition cuicuit receives described enable signal, obtains the metastable state signal when this enable signal is effective, enters metastable state; When this enable signal is invalid, stop to obtain the metastable state signal, and the metastable state signal that obtains is become the random signal of stable state, store and export the random signal of this stable state.
2, device as claimed in claim 1 is characterized in that: comprise many input ends logic gates in the described random signal generating circuit;
Described many input ends logic gates, comprise at least two signal input parts, wherein have at least a signal input part to be in vacant state, another signal input part receives enable signal, when this enable signal is effective, signal output part in described many input ends logic gates produces the metastable state signal, and this metastable state signal is outputed to the input end of described random number acquisition cuicuit.
3, device as claimed in claim 2 is characterized in that: in described many input ends logic gates, comprise one or more logic gates.
4, as claim 2 or 3 described devices, it is characterized in that: in described many input ends logic gates, only comprise input end logic gate more than, this many input ends logic gate has an input end at least in vacant state, another input end receives enable signal, when this enable signal is effective, at the output terminal generation metastable state signal of described many input ends logic gate.
5, device as claimed in claim 4 is characterized in that: described many input ends logic gate is many input ends Sheffer stroke gate or many input ends or door.
6, device as claimed in claim 2 is characterized in that: comprise storer in the described random number acquisition cuicuit; Described storer receives described metastable state signal when described enable signal is effective; When described enable signal is invalid, stop to receive the metastable state signal, acquired metastable state signal becomes the random signal of stable state, stores and export the random signal of this stable state.
7, device as claimed in claim 6 is characterized in that: also comprise in the described random number acquisition cuicuit: be arranged on the MUX between described many input ends logic gates and the described storer;
The input end of described MUX links to each other with the signal output part of described many input ends logic gates; The output terminal of this MUX links to each other with the input end of described storer;
The control end of described MUX receives described enable signal, when this enable signal is effective, the input end of MUX obtains the metastable state signal of described many input ends logic gates signal output part, and this metastable state signal is sent to the input end of described storer by the output terminal of this MUX; When this enable signal is invalid, stop to obtain the metastable state signal.
8, device as claimed in claim 7 is characterized in that: described storer is register or latch.
9, device as claimed in claim 8 is characterized in that: described register is d type flip flop, JK flip-flop, rest-set flip-flop or T trigger.
10, device as claimed in claim 9 is characterized in that: described storer is a d type flip flop, and this d type flip flop is when described enable signal is invalid, further to an input end output feedback signal of described MUX; Described MUX outputs to this feedback signal by its output terminal the input end of d type flip flop.
11, device as claimed in claim 7 is characterized in that: described random signal generating circuit comprises N many input ends logic gates; Described random number acquisition cuicuit comprises N MUX and N storer;
N many input ends logic gates produces N metastable state signal and imports N MUX respectively; N MUX exported to N storer with N metastable state signal respectively; N random signal stored and exported to N storer respectively;
N is the positive integer more than or equal to 1, and identical with the random number figure place that generates.
12, as claim 1 or 11 described devices, it is characterized in that: this device further comprises computing module, receives the random signal of described random number acquisition cuicuit output, and this random signal is carried out data processing, exports required random number.
13, a kind of method that produces random number is characterized in that: may further comprise the steps:
A, hardware circuit produce the metastable state signal;
The metastable state signal that produces among B, the obtaining step A with its stabilization, obtains random signal and storage, and this random signal is exported as random number.
14, method as claimed in claim 13, it is characterized in that: described steps A is: a signal input part of many input ends logic gates is placed vacant state, another signal input part input enable signal to this many input ends logic gates, when this enable signal is effective, this many input ends logic gates enters the metastable state state, produces the metastable state signal.
15, method as claimed in claim 14 is characterized in that: described step B is: when described enable signal was effective, described metastable state signal was transfused to storer; When described enable signal was invalid, described storer stopped to receive the metastable state signal, and acquired metastable state signal becomes the random signal of stable state, stored and export the random signal of this stable state.
16, method as claimed in claim 15 is characterized in that: this method further comprises: between described many input ends logic gates and described storer MUX is set;
Described enable signal is inputed to this MUX simultaneously, and when this enable signal was effective, the input end of MUX obtained the metastable state signal of described many input ends logic gates signal output, and this metastable state signal is sent to described storer; When this enable signal is invalid, stop to obtain described metastable state signal.
17, method as claimed in claim 16 is characterized in that:
N many input ends logic gates is set produces N metastable state signal, output to N MUX respectively; N MUX exported to N storer with N metastable state signal respectively; N position random number is stored and exported to N storer respectively;
N is the positive integer more than or equal to 1.
18, as claim 13 or 17 described methods, it is characterized in that: this method is further carried out data processing to the random number of output, exports the random number of required figure place.
19, method as claimed in claim 18 is characterized in that: the method that described random number to output is carried out data processing is: from the random number of output, select the data of required figure place, export as random number.
20, method as claimed in claim 18 is characterized in that: the method that described random number to output is carried out data processing is: the random number to output is carried out arithmetical operation, with calculated result, exports as random number.
21, method as claimed in claim 18 is characterized in that: this method further comprises, this random number as random seed, is further handled by software algorithm, obtains random number.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006100784315A CN100458685C (en) | 2006-05-26 | 2006-05-26 | Device and method for generating randow number |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006100784315A CN100458685C (en) | 2006-05-26 | 2006-05-26 | Device and method for generating randow number |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1851637A true CN1851637A (en) | 2006-10-25 |
| CN100458685C CN100458685C (en) | 2009-02-04 |
Family
ID=37133116
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2006100784315A Expired - Fee Related CN100458685C (en) | 2006-05-26 | 2006-05-26 | Device and method for generating randow number |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100458685C (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102063285A (en) * | 2010-12-24 | 2011-05-18 | 倍奥锐(北京)科技有限公司 | True random number generation method implemented by software |
| CN112583581A (en) * | 2019-09-29 | 2021-03-30 | 杭州中天微系统有限公司 | Data reading device, system and data reading method |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI601063B (en) | 2012-09-19 | 2017-10-01 | 聯想企業解決方案（新加坡）有限公司 | Computer system and data processing method using random number generator |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3600592B2 (en) * | 2002-03-29 | 2004-12-15 | 株式会社東芝 | Random number generator |
| US7124155B2 (en) * | 2002-07-25 | 2006-10-17 | Koninklijke Philips Electronics N.V. | Latching electronic circuit for random number generation |
| KR20050084153A (en) * | 2002-12-05 | 2005-08-26 | 코닌클리즈케 필립스 일렉트로닉스 엔.브이. | System and method for true random number generation |
| US7315874B2 (en) * | 2003-03-14 | 2008-01-01 | Nxp B.V. | Electronic circuit for random number generation |
| US7356552B2 (en) * | 2003-03-14 | 2008-04-08 | Nxp B.V. | VLSI implementation of a random number generator using a plurality of simple flip-flops |
| CN100356735C (en) * | 2004-07-20 | 2007-12-19 | 华为技术有限公司 | Pseudo-random number generator and test system using it |
-
2006
- 2006-05-26 CN CNB2006100784315A patent/CN100458685C/en not_active Expired - Fee Related
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102063285A (en) * | 2010-12-24 | 2011-05-18 | 倍奥锐(北京)科技有限公司 | True random number generation method implemented by software |
| CN112583581A (en) * | 2019-09-29 | 2021-03-30 | 杭州中天微系统有限公司 | Data reading device, system and data reading method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100458685C (en) | 2009-02-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Biryukov et al. | Equihash: Asymmetric proof-of-work based on the generalized birthday problem | |
| US20140019486A1 (en) | Logic Content Processing for Hardware Acceleration of Multi-Pattern Search | |
| AU2021200063B2 (en) | Systems and computer-implemented methods for generating pseudo random numbers | |
| US11372929B2 (en) | Sorting an array consisting of a large number of elements | |
| US11424760B2 (en) | System and method for data compaction and security with extended functionality | |
| CN100476824C (en) | Method and system for storing element and method and system for searching element | |
| CN1127375A (en) | Reset circuit of electronic device | |
| CN103299576A (en) | Bit generation device and bit generation method | |
| EP2943875A1 (en) | Data processor and method for data processing | |
| CN109117118B (en) | Random number extraction method based on ring oscillator structure true random number generator | |
| CN1851637A (en) | Device and method for generating randow number | |
| CN1858999A (en) | Pseudo-random sequence generating device | |
| FI4252106T3 (en) | Random number generation | |
| Arming et al. | Data compression in hardware—the burrows-wheeler approach | |
| CN1362662A (en) | Data processing apparatus and storage card empolying same | |
| Hilgurt | A Survey on Hardware Solutions for Signature-Based Security Systems. | |
| Kang et al. | Bunchbloomer: Cost-effective bloom filter accelerator for genomics applications | |
| Mengxu et al. | FPGA implementation of an adaptive genetic algorithm | |
| CN1257612C (en) | State machine triggered by gated clock pulse according to initial state, counter and its method | |
| Borowik et al. | Logic synthesis method for pattern matching circuits implementation in FPGA with embedded memories | |
| RU2469382C1 (en) | Method of generating regular sequences with elements composed of binary signals | |
| Dryja | Hashimoto: I/O bound proof of work | |
| de Beijer et al. | Improving Automata Efficiency by Stretching and Jamming. | |
| Koar et al. | Towards efficient field programmable pattern matching array | |
| CN1373425A (en) | Computer system with regional isolation by security classes |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20090204 Termination date: 20120526 |