CN1786876A - Circuit and method for electricity saving of centeral processor - Google Patents

Circuit and method for electricity saving of centeral processor Download PDF

Info

Publication number
CN1786876A
CN1786876A CN 200410102266 CN200410102266A CN1786876A CN 1786876 A CN1786876 A CN 1786876A CN 200410102266 CN200410102266 CN 200410102266 CN 200410102266 A CN200410102266 A CN 200410102266A CN 1786876 A CN1786876 A CN 1786876A
Authority
CN
China
Prior art keywords
processing unit
central processing
identification code
source
drain electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN 200410102266
Other languages
Chinese (zh)
Other versions
CN100363867C (en
Inventor
彭长庆
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Getac Technology Corp
Original Assignee
Mitac Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitac Technology Corp filed Critical Mitac Technology Corp
Priority to CNB2004101022663A priority Critical patent/CN100363867C/en
Publication of CN1786876A publication Critical patent/CN1786876A/en
Application granted granted Critical
Publication of CN100363867C publication Critical patent/CN100363867C/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Power Sources (AREA)
  • Charge And Discharge Circuits For Batteries Or The Like (AREA)

Abstract

The invention is an electricity-saving circuit for a CPU, comprising a switch transistor whose first source/drain is grounded and whose second source/drain is coupled with an external power supply and whose gate is coupled with the CPU. As the CPU normally operates, it will turn on the switch transistor and as the CPU enters in an electricity-saving mode, it will turn off the switch transistor. Besides, it also comprises a diode whose anode is coupled with the second source/drain and whose cathode is used to couple with highest-bit code element of voltage recognizing code of the CPU so as to output the highest bit code element.

Description

The power-saving circuit of central processing unit and method
Technical field
The present invention is about a kind of power-saving circuit of central processing unit and method, and particularly changes power-saving circuit and the method that electric voltage identification code is adjusted the operating voltage of central processing unit relevant for a kind of the utilization.
Background technology
In computer system, central processing unit necessary operations voltage is that the electric voltage identification code (Voltage Identification Code is called for short VID) that produces according to the pattern of its work decides.
Fig. 1 illustrates known a kind of calcspar of supplying the operating voltage of CPU (central processing unit).Please refer to Fig. 1, in general computer system, central processing unit 101 is to produce electric voltage identification code VID according to necessary operations voltage Vcore.As shown in Figure 1, central processing unit 101 is to export electric voltage identification code VID to pulse wave width modulation (PWM) device 103.And pulse wave width modulation device 103 will be used for supplying with the size of the operating voltage Vcore of central processing unit CPU 101 according to electric voltage identification code VID decision.
Central processing unit necessary operations voltage swing is not all the same all the time.For example, (for example C3 state) necessary operations voltage when central processing unit enters battery saving mode, the operating voltage during just than normal running is low.But at some central processing unit (Celeron Pentium for example M series) when entering battery saving mode, can't reduce the necessary operations magnitude of voltage automatically, therefore use province's electrical efficiency of the computer system of this type central processing unit, be low-down.And if notebook computer uses the lower central processing unit of this kind province electrical efficiency, also can make the lost of life of battery.
As mentioned above, the inefficient central processing unit of this type power saving, also non-mainstream on market.Yet, still will consider sometimes to use these to economize the relatively poor central processing unit of electrical efficiency for the cost that will make computer system reduces.Therefore how making increases province's electrical efficiency of computer system, also just becomes a very important topic.
Summary of the invention
Therefore, purpose of the present invention just provides a kind of power-saving circuit of central processing unit, can reduce the cost of computer system.
A further object of the present invention provides a kind of power-saving circuit of central processing unit, can be suitable for dissimilar central processing units, and can reach the effect of power saving equally.
Another purpose of the present invention provides a kind of electricity saving method of central processing unit, can increase province's electrical efficiency of computer system.
The invention provides a kind of power-saving circuit of central processing unit, comprise a switching transistor, its first source/drain electrode end ground connection, its second source/drain electrode end couples external power source, and its gate terminal then couples central processing unit.When central processing unit during in normal running, then can gauge tap transistor turns (Turn on).And when central processing unit enters battery saving mode (for example C3 state), then the gauge tap transistor is closed (Turn off).In addition, the present invention also comprises a diode.The anode tap of this diode couples the second source/drain electrode end of switching transistor, and cathode terminal then couples the most significant digit unit sign indicating number of the electric voltage identification code of central processing unit, with the most significant digit unit sign indicating number of the electric voltage identification code of output central processing unit.
From another viewpoint, the present invention provides a kind of power-saving circuit of central processing unit.Wherein, the operating voltage of central processing unit is to adjust according to electric voltage identification code, and a wherein byte code of electric voltage identification code is to export by an identification code on-off circuit.Power-saving circuit of the present invention comprises first switching transistor and diode, first source of first switching transistor/drain electrode end ground connection wherein, and second source/drain electrode end couples the anode tap of external power source and diode, and gate terminal then couples central processing unit.When the central processing unit normal running, can control the first switching transistor conducting.And when central processing unit enters a battery saving mode, then control first switching transistor and close.In addition, the present invention also comprises a second switch transistor.Transistorized first source of second switch/drain electrode end couples the cathode terminal of diode, second source/drain electrode end is coupled to the output of identification code on-off circuit, state with the decision electric voltage identification code, gate terminal then couples the control end of bit identification code on-off circuit, and receiving one and select signal, is to make second switch transistor AND gate identification code on-off circuit select a conducting.
In an embodiment of the present invention, the identification code on-off circuit comprises one the 3rd switching transistor, its gate terminal couples the control end of identification code on-off circuit and selects signal to receive, first source/drain electrode end receives a wherein byte code of electric voltage identification code, and second source/drain electrode end then is coupled to the output of identification code on-off circuit.In addition, the identification code on-off circuit also comprises a resistance, is the first source/drain electrode end and the second source/drain electrode end of cross-over connection the 3rd switching transistor.
When the operating voltage of central processing unit during at battery saving mode than central processing unit the operating voltage during in normal running select signal can control the 3rd transistor turns when low.And, relatively, select signal can control the transistor seconds conducting when the operating voltage of central processing unit the during when operating voltage during in normal running is identical with central processing unit at battery saving mode.
From another viewpoint, the invention provides a kind of electricity saving method of central processing unit.Wherein, central processing unit needs one first operating voltage to operate, and when central processing unit enters a battery saving mode, then needs one second operating voltage to operate when normal running.Electricity saving method of the present invention comprises, when second operating voltage is not less than first operating voltage, then adjusts the state of the electric voltage identification code of central processing unit.
In an embodiment of the present invention, the step of adjustment electric voltage identification code comprises the most significant digit unit sign indicating number of activation electric voltage identification code.
In sum, the present invention enters battery saving mode when operation at central processing unit, and most significant digit unit sign indicating number that can the activation electric voltage identification code reduces the operating voltage that is supplied to central processing unit and force.Therefore, the present invention can allow computer system to use province's relatively poor central processing unit of electrical efficiency and make the cost of computer system descend, but the efficient of its power saving is still very high.
State with other purposes, feature and advantage and can become apparent on the present invention for allowing, preferred embodiment cited below particularly, and conjunction with figs. is elaborated.
Description of drawings
Fig. 1 illustrates known a kind of calcspar of supplying the operating voltage of CPU (central processing unit).
Fig. 2 is the table of comparisons that illustrates electric voltage identification code and corresponding operating voltage.
Fig. 3 is the power-saving circuit figure that illustrates according to a kind of central processing unit of a preferred embodiment of the present invention.
Fig. 4 is the power-saving circuit that illustrates according to a kind of central processing unit of another enforcement of the present invention.
Embodiment
Fig. 2 is the table of comparisons that illustrates electric voltage identification code and corresponding operating voltage.Can find in the form from Fig. 2, the most significant digit unit sign indicating number of the electric voltage identification code VID in Fig. 2, just the 5th byte code becomes at 1 o'clock by 0, and operating voltage Vcore decline scope maximum approximately is about 0.512V.Therefore, in following embodiment, when central processing unit operating voltage of (for example C3 state) not during the operating voltage less than in normal running time the during at battery saving mode, the present invention will adjust the state of the most significant digit unit sign indicating number of electric voltage identification code automatically, makes the voltage of supplying with central processing unit to reduce and reaches purpose of power saving.But person skilled in the art person is when knowing, the present invention does not limit the most significant digit unit sign indicating number of leaveing no choice but adjust electric voltage identification code, and person skilled in the art person can be according to actual needs, and the state of adjusting electric voltage identification code voluntarily reaches purpose of power saving.
As mentioned above, Fig. 3 is the power-saving circuit figure that illustrates according to a kind of central processing unit of a preferred embodiment of the present invention.In Fig. 3, provide the most significant digit unit sign indicating number that a kind of power-saving circuit is adjusted electric voltage identification code.Wherein, the gate terminal of switching transistor 301 (for example nmos pass transistor) couples central processing unit (central processing unit 101 that for example Fig. 1 illustrated), is used for detecting power supply signal CPU#.In addition, first source of switching transistor 301/drain electrode end ground connection, second source/drain electrode end then couples external power source VDD by pull-up resistor 303, and decides the state of most significant digit unit's sign indicating number (for example VID5) of the electric voltage identification code that central processing unit exports by diode 305.Wherein, the second source/drain electrode end of the anode tap receiving key transistor 301 of diode 305, and decide the state of the sign indicating number VI D5 of most significant digit unit of electric voltage identification code by the output of cathode terminal.
Please continue with reference to Fig. 3, in the present embodiment, when central processing unit enters battery saving mode work, power supply signal CPU# forbidden energy can be that is to say to make it be in the accurate state in low-voltage position therefore, switching transistor 301 will cut out.After switching transistor 301 cuts out, the voltage of its second source/drain electrode end, can be pulled to high voltage level by pull-up resistor, thereby meeting conducting diode 305, and force the most significant digit unit sign indicating number VID5 of activation electric voltage identification code, and for example the pulse wave width modulation device 103 of Fig. 1 will be supplied to the operating voltage of central processing unit according to up-to-date electric voltage identification code adjustment.
Though above-mentioned be for example when central processing unit when battery saving mode is worked, can make power supply signal CPU# be in the accurate state in low-voltage position, and represent that the present invention only can handle this state.For example, when central processing unit when battery saving mode is worked, if with power supply signal CPU# activation, when just making it be in the high voltage level state, only transistor switch need be changed to the PMOS transistor by nmos pass transistor and get final product, following simultaneously embodiment also is suitable for this principle.Therefore person skilled in the art person can come the present invention is done suitable change according to actual needs.
Fig. 4 is the power-saving circuit that illustrates according to a kind of central processing unit of another enforcement of the present invention.Please refer to Fig. 4,, therefore in Fig. 4, provided alternative power-saving circuit for making the central processing unit of the present invention more than can being suitable for.Similar with the power-saving circuit that Fig. 3 is provided, first source of first switching transistor 401/drain electrode end ground connection, second source/drain electrode end is coupled to external power source VDD by pull-up resistor 403 equally, and gate terminal equally also is to couple central processing unit (central processing unit 101 that for example Fig. 1 illustrated) to detect power supply signal CPU#.In addition, second source of first switching transistor 401/drain electrode end also is coupled to the anode tap of diode 405, and the cathode terminal of diode 405 then is coupled to the first source/drain electrode end of second switch transistor 407.The gate terminal of second switch transistor 407 can receive the selection signal B/CB# that is sent with input-output unit (for example BIOS wafer) by general, and be coupled to the control end of identification code on-off circuit 420 simultaneously, second source of second switch transistor 407/drain electrode end then is coupled to the output terminal of identification code on-off circuit 420, with the state with the sign indicating number VID5 of most significant digit unit that decides electric voltage identification code.
In the present embodiment, first switching transistor 401 can be nmos pass transistor, and second switch transistor 407 then can be the PMOS transistor, but does not limit the present invention with this.
In identification code on-off circuit 420, comprised the 3rd switching transistor 422, in the present embodiment, the 3rd switching transistor 422 is a nmos pass transistor.First source of the 3rd switching transistor 422/drain electrode end is a wherein byte code (the sign indicating number VID5 of most significant digit unit just) that receives the electric voltage identification code that central processing unit sends, second source/drain electrode end is the output terminal of identification code on-off circuit 420, and gate terminal then is the control end of identification code on-off circuit 420.In addition, also comprise resistance 424 in the identification code on-off circuit 420.Wherein, resistance 424 is first source/drain electrode end and second source/drain electrode ends of cross-over connection the 3rd switching transistor 422.
In the present embodiment, the second source/drain electrode end of the output of identification code on-off circuit 420 and second switch circuit 407 is common by drop-down resistance 431 ground connection.
Suppose that central processing unit necessary operations voltage when normal operation is first operating voltage, and running necessary operations voltage is second operating voltage under battery saving mode.If the present invention is applied to generally economize the higher central processing unit of electrical efficiency, just first operating voltage is the central processing unit greater than second operating voltage, then general just can be with input-output unit so that selecting signal B/CB# is high voltage level, and make 422 conductings of the 3rd switching transistor.At this moment, for example the pulse wave width modulation device 103 among Fig. 1 will decide the size of the operating voltage of supplying with central processing unit according to the electric voltage identification code that central processing unit produced.
And if second operating voltage of the applied central processing unit of the present invention, and when being not less than first operating voltage, then general just can be with input-output unit so that selecting signal B/CB# is low-voltage position standard, and therefore make 407 conductings of second switch transistor.At this moment, when central processing unit under general operate as normal, power supply signal CPU# can be the high voltage level state, therefore first switching transistor 401 can make second source/drain electrode end conducting ground connection, therefore diode 405 substantially can be regarded open circuit (open) as, and the sign indicating number VID5 of the most significant digit of electric voltage identification code unit can present 0 state because of pull down resistor 431.At this moment, for example the pulse wave width modulation device 103 among Fig. 1 will the required operating voltage of normal supply central processing unit.
Please continue with reference to Fig. 4, under the general state that makes 407 conductings of second switch transistor with input-output unit, if central processing unit enters the battery saving mode operation, can make that then power supply signal CPU# is a low-voltage position standard, thereby the switching transistor 401 of winning cuts out.At this moment, second source of first switching transistor 401/drain electrode end can be moved to high voltage level on the pull-up resistor 403, and allows diode 405 conductings, and makes the most significant digit unit sign indicating number of electric voltage identification code be " 1 " by second switch transistor 407.And according to the form of Fig. 2, pulse wave width modulation device 103 will lower the operating voltage of supplying with central processing unit.
In sum, advantage of the present invention comprises at least:
1. the present invention utilizes the state that changes electric voltage identification code, and the operating voltage of central processing unit is supplied with in adjustment, therefore when central processing unit entered battery saving mode work, the present invention can force to reduce and be supplied to the operating voltage of central processing unit, and reaches purpose of power saving.
2. as described in the 1st, so computer system can use aforesaid first operating voltage to equal the central processing unit of second operating voltage (price is more cheap), therefore, the present invention can be so that the cost of computer system reduces.
3. in the present invention, can make second switch transistor and the 3rd switching transistor select a conducting, so the present invention can be applied to general central processing unit, also can be applied to the relatively poor central processing unit of province's electrical efficiency.
4. the present invention increases the serviceable life of its battery because can allow the notebook-computer system that uses the relatively poor central processing unit of province's electrical efficiency.
Though the present invention discloses as above with preferred embodiment; yet it is not in order to limit the present invention; any person skilled in the art person; without departing from the spirit and scope of the present invention; when the variation that can make all equivalences or replacement, so protection scope of the present invention is when looking accompanying being as the criterion that the application's claim scope defined.

Claims (12)

1. the power-saving circuit of a central processing unit comprises:
One switching transistor, its first source/drain electrode end ground connection, its second source/drain electrode end couples an external power source, and its gate terminal couples this central processing unit, when this central processing unit normal running, then control this switching transistor conducting, when this central processing unit enters a battery saving mode, then control this switching transistor and close; And
One diode, its anode tap couple the second source/drain electrode end of this switching transistor, and its cathode terminal then couples the most significant digit unit sign indicating number of the electric voltage identification code of this central processing unit, in order to the most significant digit unit sign indicating number of the electric voltage identification code of exporting this central processing unit.
2. the power-saving circuit of central processing unit as claimed in claim 1 is characterized in that the second source/drain electrode end of this switching transistor also is coupled to this external power source by a pull-up resistor.
3. the power-saving circuit of central processing unit as claimed in claim 1 is characterized in that this switching transistor is a nmos pass transistor.
4. the power-saving circuit of a central processing unit, and the operating voltage of this central processing unit is to adjust according to an electric voltage identification code, and a wherein byte code of this electric voltage identification code is to export by an identification code on-off circuit, and this power-saving circuit comprises:
One first switching transistor, its first source/drain electrode end ground connection, its second source/drain electrode end couples an external power source, and its gate terminal couples this central processing unit, when this central processing unit normal running, then control this first switching transistor conducting, when this central processing unit enters a battery saving mode, then control this first switching transistor and close;
One diode, its anode tap couple the second source/drain electrode end of this switching transistor; And
One second switch transistor, its first source/drain electrode end couples the cathode terminal of this diode, its second source/drain electrode end is coupled to the output of this identification code on-off circuit, to determine the state of this electric voltage identification code, its gate terminal then couples the control end of this identification code on-off circuit, and receive a selection signal, make that this identification code on-off circuit of this second switch transistor AND gate is to select a conducting.
5. the power-saving circuit of central processing unit as claimed in claim 4 is characterized in that this identification code on-off circuit comprises:
One the 3rd switching transistor, its gate terminal couple the control end of this identification code on-off circuit to receive this selection signal, its first source/drain electrode end receives a wherein byte code of this electric voltage identification code, and its second source/drain electrode end then is coupled to the output of this identification code on-off circuit; And
One resistance is the first and second sources/drain electrode end of cross-over connection the 3rd switching transistor.
6. the power-saving circuit of central processing unit as claimed in claim 5, it is characterized in that when the operating voltage of this central processing unit during at a battery saving mode than this central processing unit the operating voltage during in normal running then should select signal controlling the 3rd transistor turns when low.
7. the power-saving circuit of central processing unit as claimed in claim 5, it is characterized in that then should selecting this transistor seconds conducting of signal controlling when the operating voltage of this central processing unit the during when operating voltage during in normal running is identical with this central processing unit at a battery saving mode.
8. the power-saving circuit of central processing unit as claimed in claim 4 is characterized in that the second source/drain electrode end of this first switching transistor also is coupled to this external power source by a pull-up resistor.
9. the power-saving circuit of central processing unit as claimed in claim 4 is characterized in that transistorized second source of this second switch/drain electrode end is also by a drop-down resistance eutral grounding.
10. the power-saving circuit of central processing unit as claimed in claim 4 is characterized in that this first switching transistor is a nmos pass transistor, and this second switch transistor then is the PMOS transistor.
11. the electricity saving method of a central processing unit, it is characterized in that this central processing unit is when normal running, need one first operating voltage to operate, and when this central processing unit enters a battery saving mode, then need one second operating voltage to operate, and this electricity saving method comprises, when this second operating voltage is not less than this first operating voltage, then adjusts the electric voltage identification code of this central processing unit automatically.
12. the electricity saving method of central processing unit as claimed in claim 11, the step that it is characterized in that the electric voltage identification code of whole this central processing unit comprises the most significant digit unit sign indicating number of the electric voltage identification code of this central processing unit of activation.
CNB2004101022663A 2004-12-10 2004-12-10 Circuit and method for electricity saving of centeral processor Expired - Fee Related CN100363867C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2004101022663A CN100363867C (en) 2004-12-10 2004-12-10 Circuit and method for electricity saving of centeral processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2004101022663A CN100363867C (en) 2004-12-10 2004-12-10 Circuit and method for electricity saving of centeral processor

Publications (2)

Publication Number Publication Date
CN1786876A true CN1786876A (en) 2006-06-14
CN100363867C CN100363867C (en) 2008-01-23

Family

ID=36784364

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2004101022663A Expired - Fee Related CN100363867C (en) 2004-12-10 2004-12-10 Circuit and method for electricity saving of centeral processor

Country Status (1)

Country Link
CN (1) CN100363867C (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101493725B (en) * 2007-12-31 2012-10-10 英特尔公司 Innovative electricity-saving mode with noise and heat reducing function
US9513683B2 (en) 2011-12-14 2016-12-06 Universal Scientific Industrial (Shanghai) Co., Ltd. Control circuitry used in a computing system, and power supply having the control circuitry

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW382670B (en) * 1996-11-21 2000-02-21 Hitachi Ltd Low power processor
CN2357360Y (en) * 1998-07-08 2000-01-05 旭丽股份有限公司 Electricity saving device
KR20030088732A (en) * 2002-05-14 2003-11-20 엘지전자 주식회사 Computer apparatus have a ability of set up all kinds of processor using the convert of Voltage Identification code

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101493725B (en) * 2007-12-31 2012-10-10 英特尔公司 Innovative electricity-saving mode with noise and heat reducing function
US9513683B2 (en) 2011-12-14 2016-12-06 Universal Scientific Industrial (Shanghai) Co., Ltd. Control circuitry used in a computing system, and power supply having the control circuitry
CN104137023B (en) * 2011-12-14 2017-03-22 环旭电子股份有限公司 Power supply unit and control circuit thereof and electricity saving method

Also Published As

Publication number Publication date
CN100363867C (en) 2008-01-23

Similar Documents

Publication Publication Date Title
CN1249557C (en) Device and method for controlling power supply of electronic equipment supplied by battery
US7864499B2 (en) Switching power supply saving system
TW357482B (en) A method and device for power conversion
WO2003000025A3 (en) Current inrush limiting and bleed resistor current inhibiting in a switching power converter
CN1287511C (en) System and method for controlling wait power
CN2790003Y (en) APD device work protection circuit
US8624706B2 (en) Control circuit for indicator light
CN100552577C (en) Energy-saving control circuit
CN1786876A (en) Circuit and method for electricity saving of centeral processor
CN219644153U (en) Backlight chip protection circuit, circuit board, backlight board and display device
CN1271759C (en) Laser power source of semiconductor pumping laser mark printer
CN100499342C (en) Power regulator
CN100530007C (en) Electricity-saving circuit of electronic device and its electricity-saving method
CN1212392A (en) Method for protecting CPU against damage owing to overvoltage and overcurrent
US6982858B2 (en) Electronic power-saving power control circuit
JP2002010627A (en) Dc-dc converter
CN111405705A (en) Dimming L ED controller and output short-circuit protection method
CN217116468U (en) Multi-loop LED lamp bead state acquisition circuit
CN2899227Y (en) Switch power-supply overcurrent protecting circuit
CN1087082C (en) Apparatus for providing electricity-saving mode for central processing unit
CN2590238Y (en) Live-wire plug-in control circuit for plugable module
CN214755487U (en) Overvoltage and undervoltage LED protection circuit
CN216162442U (en) Voltage buffer control circuit of Internet of things device
CN217847075U (en) MCU power-on control circuit
CN210743551U (en) Drive voltage protection circuit and drive device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20080123

Termination date: 20161210

CF01 Termination of patent right due to non-payment of annual fee